Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp280386pxf; Wed, 17 Mar 2021 23:10:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxoTvyE6SjDZO8TZd+Ckt3o5MTGLd2UUrKsaLR1Yp4KugaFcyk/aYVXtjvFpWCNZAUcpogo X-Received: by 2002:a17:906:cd12:: with SMTP id oz18mr39238911ejb.498.1616047831687; Wed, 17 Mar 2021 23:10:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616047831; cv=none; d=google.com; s=arc-20160816; b=keAFzuqzFME2Mw4/XH1rGHhLFbviV4lz/eYZCx9ZFgF/kNjD1tqWO/xExH9tYj7Jcw leTgPU5yUJHhW9q0kWOdeRylg4AhjHad7Q49OFotbDieSsV/D1KGUI91ORNHgt6YXLsf vkDW5470g1Dx/P8DXvm/f7IyiuvhKct0l18un1wIcNIf3AED9y2ifVZLb/Onu/6qMFaz TuOrnENOjdatomLx7/N39oZpRLzVDettDFXflUhAMcmk77EpjbcRc8AOgSm5ZDH9Sedq Av9Cz/LIsK+61Z25Jdu0jko/T/wrOXyl3dhKsBr/IUjA9yEYDby3mlKcMdI4kl8qUAPP /UxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=H4O8Pz9t8/99FT90e18/xfiNTrUM7XDwRwcWmzhNsZ0=; b=YsPZXqKa15e4Lg2vFpsxYqeh4xk0ITk9up/CV4Voo0tN+Bp+Ywcx/DyS/AU37zaavJ +FauiVslmx2T6Cr6TGU6PfUc+HOE6Ckh2STfa2EiupHO8ptPVz27tet1xSkRTNaMmgK3 9eN1tfJZ5Ro5jdR1BSv1BLReoIbuFj2s8uswtuZjcKTaBKXXzsXOVVEKXVbQlvjBcXgh TGmN6B2gZ4jrm+n66vtaXx92RK6yPzGuI54PsvDUzJ3ao23SS0jJFztyicOXjzRlrNCD JzCVrGYskamuUT6ZwLRm2orj+h7kigoILNkZxJp3zzNBhtzxRcoyfhL9PrpxpxUrS9xw slEw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=C1CilY+T; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t13si810101ejr.172.2021.03.17.23.10.09; Wed, 17 Mar 2021 23:10:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=C1CilY+T; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229926AbhCRGJT (ORCPT + 99 others); Thu, 18 Mar 2021 02:09:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59510 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229845AbhCRGIw (ORCPT ); Thu, 18 Mar 2021 02:08:52 -0400 Received: from mail-pl1-x634.google.com (mail-pl1-x634.google.com [IPv6:2607:f8b0:4864:20::634]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 199B5C061760 for ; Wed, 17 Mar 2021 23:08:52 -0700 (PDT) Received: by mail-pl1-x634.google.com with SMTP id g1so749853plg.7 for ; Wed, 17 Mar 2021 23:08:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=H4O8Pz9t8/99FT90e18/xfiNTrUM7XDwRwcWmzhNsZ0=; b=C1CilY+TIsLUfNiPWi+Gp28S0ZCZuAlTIyNcYPmntFgRJpD8pRA/q9FVezUwJdWnkr IIR5kgKJTi1WYk0OmrZXrrennrBJW8Evbp0+FToBwqILhxGxsMAG5uTZwB+WpQBBLjp9 gHxV9lV/TKP19fEd8wfN7cdbJ9uQLW55eqpBm/2ZTN09eLD96WgwJBvAs0ZVFv+sTMgJ fDUx7S4u4ABXOuYGBZoIV3DaM6jertw5GIwyGNlXfpZ+QDlWwajN3GmYzPzogVhm9z5z dBWMYdXOGIAeKRQHeD1d4JG8d+y0pRQZdPeyDQymK+PPflbb2Qilqo04jFRZxx/ONDUq WkuA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=H4O8Pz9t8/99FT90e18/xfiNTrUM7XDwRwcWmzhNsZ0=; b=bNTkNwAAiZ7n16JP2g0TViqpStO9ZPEkOOkt2uMquwcd8whB8PDl2no+sHsOpV7LWW c3/pucT0F3LKePWSAXol9hw8Rg9f/3u+R1/wRLKIN/WBfxYnYuOYy5E3/4ybUdKQ1dpx XSW77aNNv0m0BBGfhoRbTBeWQoIgCcT/PPC1QcMysMBB5tWZE+tO6BsKPp3NzpwEeE8d 6eANGy4EsCHz5o1c64XEZ94Yf1eznHpBIDCc7P9cZhjV8DgOa5a8D2x6MzLkGIdn3Xla bYWh9AOA5E6PQT713BbN86Sfy2TlGdj3T6z57kgSRMzk23uBVq5IkN6xuOeC+v8gUKyu QYiA== X-Gm-Message-State: AOAM532mLgZ52hBASwErWfzavNFbRXxRZuS5IMCzxF9QiFF3AfY31IR+ ef1UYUuN44I1pia9ycCfGUf1Mw== X-Received: by 2002:a17:90a:5d10:: with SMTP id s16mr2621850pji.126.1616047731651; Wed, 17 Mar 2021 23:08:51 -0700 (PDT) Received: from hsinchu02.internal.sifive.com (114-34-229-221.HINET-IP.hinet.net. [114.34.229.221]) by smtp.gmail.com with ESMTPSA id 68sm967353pfd.75.2021.03.17.23.08.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Mar 2021 23:08:51 -0700 (PDT) From: Greentime Hu To: greentime.hu@sifive.com, paul.walmsley@sifive.com, hes@sifive.com, erik.danie@sifive.com, zong.li@sifive.com, bhelgaas@google.com, robh+dt@kernel.org, palmer@dabbelt.com, aou@eecs.berkeley.edu, mturquette@baylibre.com, sboyd@kernel.org, lorenzo.pieralisi@arm.com, p.zabel@pengutronix.de, alex.dewar90@gmail.com, khilman@baylibre.com, hayashi.kunihiko@socionext.com, vidyas@nvidia.com, jh80.chung@samsung.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, helgaas@kernel.org Subject: [PATCH v2 6/6] riscv: dts: Add PCIe support for the SiFive FU740-C000 SoC Date: Thu, 18 Mar 2021 14:08:13 +0800 Message-Id: <17994571deaf703e65ece7e44c742f82c988cf39.1615954046.git.greentime.hu@sifive.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Signed-off-by: Greentime Hu --- arch/riscv/boot/dts/sifive/fu740-c000.dtsi | 34 ++++++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/riscv/boot/dts/sifive/fu740-c000.dtsi b/arch/riscv/boot/dts/sifive/fu740-c000.dtsi index d1bb22b11920..d0839739b425 100644 --- a/arch/riscv/boot/dts/sifive/fu740-c000.dtsi +++ b/arch/riscv/boot/dts/sifive/fu740-c000.dtsi @@ -158,6 +158,7 @@ prci: clock-controller@10000000 { reg = <0x0 0x10000000 0x0 0x1000>; clocks = <&hfclk>, <&rtcclk>; #clock-cells = <1>; + #reset-cells = <1>; }; uart0: serial@10010000 { compatible = "sifive,fu740-c000-uart", "sifive,uart0"; @@ -288,5 +289,38 @@ gpio: gpio@10060000 { clocks = <&prci PRCI_CLK_PCLK>; status = "disabled"; }; + pcie@e00000000 { + #address-cells = <3>; + #interrupt-cells = <1>; + #num-lanes = <8>; + #size-cells = <2>; + compatible = "sifive,fu740-pcie"; + reg = <0xe 0x00000000 0x1 0x0 + 0xd 0xf0000000 0x0 0x10000000 + 0x0 0x100d0000 0x0 0x1000>; + reg-names = "dbi", "config", "mgmt"; + device_type = "pci"; + dma-coherent; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x60080000 0x0 0x60080000 0x0 0x10000 /* I/O */ + 0x82000000 0x0 0x60090000 0x0 0x60090000 0x0 0xff70000 /* mem */ + 0x82000000 0x0 0x70000000 0x0 0x70000000 0x0 0x1000000 /* mem */ + 0xc3000000 0x20 0x00000000 0x20 0x00000000 0x20 0x00000000>; /* mem prefetchable */ + num-lanes = <0x8>; + interrupts = <56 57 58 59 60 61 62 63 64>; + interrupt-names = "msi", "inta", "intb", "intc", "intd"; + interrupt-parent = <&plic0>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &plic0 57>, + <0x0 0x0 0x0 0x2 &plic0 58>, + <0x0 0x0 0x0 0x3 &plic0 59>, + <0x0 0x0 0x0 0x4 &plic0 60>; + clock-names = "pcie_aux"; + clocks = <&prci PRCI_CLK_PCIE_AUX>; + pwren-gpios = <&gpio 5 0>; + perstn-gpios = <&gpio 8 0>; + resets = <&prci 4>; + status = "okay"; + }; }; }; -- 2.30.2