Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp1639951pxf; Fri, 19 Mar 2021 11:46:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzJmPAQZBhmsD0wFINGmuvfEpexgNogCp24Iwu5FzNLIhpGYCT3/NVHZpq58r1ztqv3Q158 X-Received: by 2002:a05:6402:b48:: with SMTP id bx8mr11676610edb.162.1616179610327; Fri, 19 Mar 2021 11:46:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616179610; cv=none; d=google.com; s=arc-20160816; b=jPZ2zYr074RNJtVFv2uOufOPwuFIhsBwAFfuN0tjj61D2KpO6jbWKX52SHn1EGmedF VonoRcpPPipHog3WhuBsVOsc2xUU8xKxfZMeeAnAlsmFi3d2RbHN710zUQbjjbUIIcYH f6oLxQ8Sr0Dr/b6kyeqzzFKkuxc2E4lJdAyn8btRIyevw6UjHkoDrZtKf/uQvSskmkHa W6Je5LY5y3lF1LR8phqPNKV/nVBeGZtFGL6xc44SW5T+PzD1ZzV1YU+oEzIap6JNyrIL r1VJQtiT0o47vMgjwwYZZT1m72HoU3v4zhihhWJYMqam5T21crVxGYR47/jv7MLTf9If Bfeg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=NPu0SQFlkOCX+qmhQ+j64KF8f3/y6YEU37vn3mYEYAc=; b=HhDKjbN0cVoP6vU6q2NV0Nacp3kkgvWvao1ZJPjt6nbJM9xSqruPXyHWTqVskTCMXU eIpspO4plGJ8fZnvSvbcH/LMc79ebS9mZdxz1ceoOWgLB+wUce8AzkQnqnY8wVz8wuM7 +wOh5NFFxj76eFPpRmD8QIe8vx+iPdZa36IV3jpHuRNPA09wKONONPOSSpOMLuhqPxHd 91ILVgALO09flwEJGEAQ6EvNIGjYG0nLOVdVXgSkdot21r/W51bsd/2C0CMwZ/HRPuPh u3+CgIBfwfT7PrSrvMfN3Q2IZVzrGsCKmqq2aLWlpQVlhhSgX1L3XJ6yumnwRHIuuN6q /aXg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=w1phgrAC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id fi16si5017265ejb.239.2021.03.19.11.46.26; Fri, 19 Mar 2021 11:46:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=w1phgrAC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230467AbhCSSpN (ORCPT + 99 others); Fri, 19 Mar 2021 14:45:13 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:9104 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S230221AbhCSSoW (ORCPT ); Fri, 19 Mar 2021 14:44:22 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id 12JIg4Ew015189; Fri, 19 Mar 2021 19:43:26 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=selector1; bh=NPu0SQFlkOCX+qmhQ+j64KF8f3/y6YEU37vn3mYEYAc=; b=w1phgrACItWeKULr0mI9kpZDks4AoskO5tNLv7fG0LXAn0gla9YjO/+zCyN3SwEB4gub vT4B/8X8czkBJlVVLe9BM99nfxCtN9vFGhloE+4iyX63xUEvrvs7ubi8nnHSNKURkJVi PMq1SFtQKursBzBa9mJb5AewuO87mMlTspY9olcKltZMYWz4mwi8oD6eS7cyKs+mEQUo A3I9FrNZesErxzGDC5qr2o8uk7bI+8OSes7qMIgSa9W221nbZzzKuhvq0KvtpDvtHsnj IvhhYG1ayc1HAnsFRubXx7dNY+OF5nkt8wz+mMk8/rURUHGF2ZhP67V2oZ/2AHTqWGBA vw== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 37a8prk02j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 19 Mar 2021 19:43:26 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id E0EAF10002A; Fri, 19 Mar 2021 19:43:25 +0100 (CET) Received: from Webmail-eu.st.com (sfhdag2node3.st.com [10.75.127.6]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id D17E62721FC; Fri, 19 Mar 2021 19:43:25 +0100 (CET) Received: from localhost (10.75.127.49) by SFHDAG2NODE3.st.com (10.75.127.6) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 19 Mar 2021 19:43:25 +0100 From: Erwan Le Ray To: Greg Kroah-Hartman , Rob Herring , Thomas Gleixner , Marc Zyngier , Maxime Coquelin , Alexandre Torgue CC: , , , , , Erwan Le Ray , Fabrice Gasnier , Valentin Caron , Patrice Chotard Subject: [PATCH 3/5] irqchip/stm32: add usart instances exti direct event support Date: Fri, 19 Mar 2021 19:42:51 +0100 Message-ID: <20210319184253.5841-4-erwan.leray@foss.st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210319184253.5841-1-erwan.leray@foss.st.com> References: <20210319184253.5841-1-erwan.leray@foss.st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.49] X-ClientProxiedBy: SFHDAG2NODE3.st.com (10.75.127.6) To SFHDAG2NODE3.st.com (10.75.127.6) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.369,18.0.761 definitions=2021-03-19_10:2021-03-19,2021-03-19 signatures=0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add following usart instances exti direct event support (used for UART wake up). - exti 26 (USART1) is mapped to GIC 37 - exti 27 (USART2) is mapped to GIC 38 - exti 28 (USART3) is mapped to GIC 39 - exti 29 (USART6) is mapped to GIC 71 - exti 31 (UART5) is mapped to GIC 53 - exti 32 (UART7) is mapped to GIC 82 - exti 33 (UART8) is mapped to GIC 83 Signed-off-by: Erwan Le Ray diff --git a/drivers/irqchip/irq-stm32-exti.c b/drivers/irqchip/irq-stm32-exti.c index 8662d7b7b262..b9db90c4aa56 100644 --- a/drivers/irqchip/irq-stm32-exti.c +++ b/drivers/irqchip/irq-stm32-exti.c @@ -193,7 +193,14 @@ static const struct stm32_desc_irq stm32mp1_desc_irq[] = { { .exti = 23, .irq_parent = 72, .chip = &stm32_exti_h_chip_direct }, { .exti = 24, .irq_parent = 95, .chip = &stm32_exti_h_chip_direct }, { .exti = 25, .irq_parent = 107, .chip = &stm32_exti_h_chip_direct }, + { .exti = 26, .irq_parent = 37, .chip = &stm32_exti_h_chip_direct }, + { .exti = 27, .irq_parent = 38, .chip = &stm32_exti_h_chip_direct }, + { .exti = 28, .irq_parent = 39, .chip = &stm32_exti_h_chip_direct }, + { .exti = 29, .irq_parent = 71, .chip = &stm32_exti_h_chip_direct }, { .exti = 30, .irq_parent = 52, .chip = &stm32_exti_h_chip_direct }, + { .exti = 31, .irq_parent = 53, .chip = &stm32_exti_h_chip_direct }, + { .exti = 32, .irq_parent = 82, .chip = &stm32_exti_h_chip_direct }, + { .exti = 33, .irq_parent = 83, .chip = &stm32_exti_h_chip_direct }, { .exti = 47, .irq_parent = 93, .chip = &stm32_exti_h_chip_direct }, { .exti = 48, .irq_parent = 138, .chip = &stm32_exti_h_chip_direct }, { .exti = 50, .irq_parent = 139, .chip = &stm32_exti_h_chip_direct }, -- 2.17.1