Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3382927pxf; Mon, 22 Mar 2021 05:16:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzparqrOCI0YXrKWE3ccvSi1VbsnLsUQ2co/XD1MqrGZfpVYwerBUCDNoRpVGgWpW9A7sfl X-Received: by 2002:a17:907:f97:: with SMTP id kb23mr18818409ejc.33.1616415404282; Mon, 22 Mar 2021 05:16:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616415404; cv=none; d=google.com; s=arc-20160816; b=d1cWBTF/D/0vCu7eU/rLqPf+jcyWNoXRZHzEIs8O8kpj6XcW0ZWZavfLtXdh8jXAAq FOwjNf+Wd/Rx5cLp/Zu70Z5ZTzUtGo2XiCcgCGBPMPHOZPB2nWzSYdUIsd3W1ZpcDeez cJanNsNKd8z7m9wmqOnZVobW6zUpvHNetFPh5A4sQQaoZHCnqSwCxgAKNEeu2/0RPuWb /FfEk7jhsMCDIuHz8C5Ef05MuQ7ThPt7DYxbXwqY1VbAl1+rV/qsyKvMePKp+Z5r8qY0 JXUVVITidvo89CVwDxw7YyFODHXeaYbh8/hruml8g/doe+/tE8SC5erZWeQt61hNje73 dMng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:date:cc:to:from:subject :message-id; bh=8N3MTsuj7wecZkPYnVgHfVo2taVOBLONE+bHZbNmcSw=; b=mqOtjvWrzQrm4w9TyyXSjditb3n1phfPSMfln+IkfFjDe8p0fwSV/LZ4ONfhM6rEbH ZjaSH6ubdYH/xD9D/9LiLzJS11jt1UFZmALL99i+1IhS386fRc/NoXLiLGZB1VyyOfqO RVvXGZ3hLV604FrjIZm7fRDpYBfmDT5z0oV5AIYUm+aKihqg+bFsbK0qmmHBmUIiFf24 oHbexdhYKCd4LKUic+CMv74CAbUhp3MrnWr7tQVy/CZj+HUF1QWAsBAYmZQxlddLJ+nj K3+lWd6H/qhG+9uSrPZBLztJUeUsNSv5kjdNY6gQ5PLgT9BbnxeLpQDaCCs378KQ0fSS 1mdA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i21si10995582ejv.334.2021.03.22.05.16.22; Mon, 22 Mar 2021 05:16:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230008AbhCVMPB (ORCPT + 99 others); Mon, 22 Mar 2021 08:15:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48312 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230306AbhCVMOv (ORCPT ); Mon, 22 Mar 2021 08:14:51 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 975BEC061574 for ; Mon, 22 Mar 2021 05:14:50 -0700 (PDT) Received: from gallifrey.ext.pengutronix.de ([2001:67c:670:201:5054:ff:fe8d:eefb] helo=[IPv6:::1]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1lOJSD-0004KF-HJ; Mon, 22 Mar 2021 13:14:41 +0100 Message-ID: Subject: Re: Re: [PATCH 1/3] dt-bindings: imx6q-pcie: specify the imx8mq pcie phy voltage From: Lucas Stach To: Richard Zhu , "andrew.smirnov@gmail.com" , "shawnguo@kernel.org" , "kw@linux.com" , "bhelgaas@google.com" , "stefan@agner.ch" , "lorenzo.pieralisi@arm.com" Cc: "linux-pci@vger.kernel.org" , dl-linux-imx , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" , "kernel@pengutronix.de" Date: Mon, 22 Mar 2021 13:14:39 +0100 In-Reply-To: References: Content-Type: text/plain; charset="UTF-8" User-Agent: Evolution 3.38.4 (3.38.4-1.fc33) MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:201:5054:ff:fe8d:eefb X-SA-Exim-Mail-From: l.stach@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Richard, Am Montag, dem 22.03.2021 um 09:06 +0000 schrieb Richard Zhu: > > -----Original Message----- > > From: Lucas Stach > > Sent: Friday, March 19, 2021 5:49 PM > > To: Richard Zhu ; andrew.smirnov@gmail.com; > > shawnguo@kernel.org; kw@linux.com; bhelgaas@google.com; > > stefan@agner.ch; lorenzo.pieralisi@arm.com > > Cc: linux-pci@vger.kernel.org; dl-linux-imx ; > > linux-arm-kernel@lists.infradead.org; linux-kernel@vger.kernel.org; > > kernel@pengutronix.de > > Subject: [EXT] Re: [PATCH 1/3] dt-bindings: imx6q-pcie: specify the > > imx8mq > > pcie phy voltage > > Am Freitag, dem 19.03.2021 um 16:24 +0800 schrieb Richard Zhu: > > > Both 1.8v and 3.3v power supplies can be feeded to i.MX8MQ PCIe > > > PHY. > > > In default, the PCIE_VPH voltage is suggested to be 1.8v refer to > > > data > > > sheet. When PCIE_VPH is supplied by 3.3v in the HW schematic > > > design, > > > the VREG_BYPASS bits of GPR registers should be cleared from > > > default > > > value 1b'1 to 1b'0. > > > > > > Signed-off-by: Richard Zhu > > > --- > > >  Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt | 4 > > > ++++ > > >  1 file changed, 4 insertions(+) > > > > > > diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q- > > > pcie.txt > > > b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt > > > index de4b2baf91e8..23efbad9e804 100644 > > > --- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt > > > +++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt > > > @@ -59,6 +59,10 @@ Additional required properties for imx7d-pcie > > > and > > imx8mq-pcie: > > >  Additional required properties for imx8mq-pcie: > > >  - clock-names: Must include the following additional entries: > > >       - "pcie_aux" > > > +- pcie-vph-3v3: If present then PCIE_VPH is feeded by 3.3v in > > > the HW > > > + schematic design. The PCIE_VPH is suggested to be 1.8v refer > > > to the > > > + data sheet. If the PCIE_VPH is supplied by 3.3V, the > > > VREG_BYPASS > > > + should be cleared to zero accordingly. > > > > Uhm, no. Please don't add boolean DT properties for random parts of > > the > > board design. > > > > If we need to know the voltage of PCIE_VPH, we should really add > > the VPH > > regulator as a supply to the PCIe controller node, then work out > > the voltage > > the usual way by using the Linux regulator API. > > > [Richard Zhu] Hi Lucas: > Thanks for your comments. Since the vgen5_reg is used to power up > PCIe PHY on i.MX8MQ EVK board, >  and it's set to be "regulator-always-on;". > Did only the regulator_get_voltage or combined with > regulator_enable/regulator_disable can be used in the driver? The regulator API doesn't care, you can call enable/disable in the driver as normal. If the regulator is marked as always-on it will just stay enabled even if the use-count drops to 0. The other question however is if it's even allowed by the SoC design to disable this supply outside of deep power down. A quick look into the reference manual and datasheet didn't yield any information about this. Regards, Lucas