Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3428640pxf; Mon, 22 Mar 2021 06:20:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzFKjJKZ7OVGyPm96QbXVeiX/5V2UJRxdZw3Ir2uOf/Rc4EplrjfYn1cWKoeMhLP01L3qhK X-Received: by 2002:aa7:d4ca:: with SMTP id t10mr25316306edr.388.1616419201763; Mon, 22 Mar 2021 06:20:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616419201; cv=none; d=google.com; s=arc-20160816; b=Rftn1BcqSiZoNhT3vHU/FlYGNlPfJZg5/OrAOCjoStG2otwHBlLukguSdyNpaT1fQy Dzw1uIM9EHHvpVPdAIZ3kSh1tudOjv89P+y2AklYR4JED0po1WCjVZ32ABmYpfl4HhyG /fgjwFyVdDcygpJcYqEK8HEqxN1R+dsRZ2yBPZ8Lm04TVMciNLx3TdtYYhMISijMvQrn QQk13g6bznqmeGkfTh3vHLfCUwFv6OHEYJUcjQoDQwfR7lUJZ6sNZpu3r2QIwFzVC4BE XPVgaPSuaLxOhL7Adhi99qDSRhCm/YZqomIYJg6tbGeM0YZ8JEyxgFZww3hL6vPbId+H 5ylQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:mime-version:message-id:date:subject:cc:from :dkim-signature; bh=l2YfGOt4N3cRC8aCOZDj34h1G6XMGtZe96eVBpMvhSc=; b=TTDqH//Sq59jZWrl1m5YXwG4T2petkeRu/k0GzKpn3xJOJ/ufbDmQZxU9hyYCgQDxL ukjePLu8PgEQtgpvkrfccJpKeh6cpJSXhI2qfkAY++GPCfNeb4sj+x62uHNEavdRg0H9 z+GOswsdSUazNbzUz5OttYrKjafxLEj3K09hqEqHMcIIso4wM08GHGmy5Ynpw4mvXTae xeQL2z6jvFqDwFxbRx431wPHQ44M3BJjEcGyCWhroSBdhNCPAn2r5ZuQbyQpVHGXNl+g bLLF/tG3twLsevTj/YNXsziuxEYXxI3vDceU5ywGHZVMGWj30nrRBL5mpLEh/w3YocIb wOsQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@ti.com header.s=ti-com-17Q1 header.b=IYDAcy9v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b21si10602423eju.469.2021.03.22.06.19.39; Mon, 22 Mar 2021 06:20:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@ti.com header.s=ti-com-17Q1 header.b=IYDAcy9v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231310AbhCVNSj (ORCPT + 99 others); Mon, 22 Mar 2021 09:18:39 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:43692 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231499AbhCVNOa (ORCPT ); Mon, 22 Mar 2021 09:14:30 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12MDCC3B107997; Mon, 22 Mar 2021 08:12:12 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1616418732; bh=l2YfGOt4N3cRC8aCOZDj34h1G6XMGtZe96eVBpMvhSc=; h=From:To:CC:Subject:Date; b=IYDAcy9v5UoI62XLGD4GrtbKOnnwC+J5OOz1cn7A/2cd/txdtysFsC6ri2ipNdg5n /4khwGwSEgbwdkMPfkOiPldsGun6KjZ6nuKEbwSfspmqHdmGYcVh6mfKf4Hh790Zju qgrplLGDCyaw+k2TMu9dnUeAezMNJxOUyKT+egkc= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12MDCBbD029249 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 22 Mar 2021 08:12:11 -0500 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Mon, 22 Mar 2021 08:12:11 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Mon, 22 Mar 2021 08:12:11 -0500 Received: from gsaswath-HP-ProBook-640-G5.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12MDC8Nr074875; Mon, 22 Mar 2021 08:12:08 -0500 From: Aswath Govindraju CC: Vignesh Raghavendra , Lokesh Vutla , Kishon Vijay Abraham I , Aswath Govindraju , Nishanth Menon , Tero Kristo , Rob Herring , , , Subject: [PATCH v7 0/3] J7200: Add support for GPIO and higher speed modes in MMCSD subsystems Date: Mon, 22 Mar 2021 18:42:03 +0530 Message-ID: <20210322131206.24887-1-a-govindraju@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 To: unlisted-recipients:; (no To-header on input) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following series of patches - Add support for GPIO subsystem in main and wakeup domains. - Add voltage regulator device tree nodes and their corresponding pinmux to support power cycle and voltage switch required for UHS-I modes - sets respective tags in sdhci0 node to support higher speeds - remove no-1-8-v tag from sdhci1 node to support UHS-I modes - Update delay values for various speed modes supported. test logs - eMMC HS400 speed mode https://pastebin.ubuntu.com/p/xqZt34mRWf/ - SD SDR104 speed mode https://pastebin.ubuntu.com/p/qM2H85SQvX/ - GPIO logs https://pastebin.ubuntu.com/p/7WXdRxxdWz/ Changes since v6: - Corrected the node name from vdd_sd_dv_pins_default to vdd-sd-dv-pins-default Changes since v5: - Corrected the link in patch 3 as it broken. - Added the version number for the references used in patch 3. - picked up reviewed-by from grygorii for patches 1 and 2. Changes since v4: - Added main_i2c0 pinmux required for doing power cycles to MMCSD1 subsystem - Updated delay values for various speed modes supported - Corrected the ti,ngpio property to indicate highest gpio lines that can be accessed. - Reran the performace tests Changes since v3: - Removed patch (1 in v3). - Rebased and included patches that add support for GPIO from series [1]. - Re-ran the performace tests for SD and eMMC. Changes since v2: - Added main_gpio0 DT node - Added voltage regulator device tree nodes required to support UHS-I modes Changes since v1: - squashed the two patches into one - added performance logs for the above mentioned speed modes Aswath Govindraju (1): arm64: dts: ti: k3-j7200: Add support for higher speed modes and update delay select values for MMCSD subsystems Faiz Abbas (2): arm64: dts: ti: k3-j7200: Add gpio nodes arm64: dts: ti: k3-j7200-common-proc-board: Disable unused gpio modules .../dts/ti/k3-j7200-common-proc-board.dts | 58 +++++++++++++ arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 86 ++++++++++++++++++- .../boot/dts/ti/k3-j7200-mcu-wakeup.dtsi | 34 ++++++++ 3 files changed, 176 insertions(+), 2 deletions(-) -- 2.17.1