Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3548587pxf; Mon, 22 Mar 2021 08:59:27 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwov2XIzG1aMRdaDRxXWax/k0EN6c16zP3wEQXBoR+jHiiqMjy8VH8pRTbeEQQaxEPiAC0C X-Received: by 2002:a17:906:2404:: with SMTP id z4mr504472eja.14.1616428767737; Mon, 22 Mar 2021 08:59:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616428767; cv=none; d=google.com; s=arc-20160816; b=p/GSBMcuZumifcJr76VSijGV3q9aTkAS5ogIBinjLAc++NiAReEhqxODnxESxGzv+c qT0hhYfceHoa29Y919RA+GVq5dlzDzQydA6V3eafpJXEGUrp8pueLc39fbYRBbshlnBq +awz2mVHQ1M7l1r1SxTzInun88b2Gu97REtxqzKHzlvWcLpOaOK4OVoRiDeLNrJQqe1S Z7g/WvmYpA279MVRNJO7lnqf2oHwaeFZjnm2OhiBrsHcSmBsmYcHd/FZKGGzojTkx+JE d/5b6svnxOmWA/DTteTtOcDp9ogHIvoWk+1p4Wh5QV4mqOxsiIv8LXm8lsQBB8YkD7Ii q/sA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=N70P1Fv2IBxK4ZquldWYilx1VEi3AUb2VlVmZR63sTo=; b=IxcqEZgqxlD58mDQCQMLQy/WHDx8BxwxUpbI8CCdbqKHnKZI9W/RSuzaiEaorAMzX+ 4WOLOOk1L9PUFp6f9zQD1yIRMiqV6pn37nY3JykZx6Fcbza1hLhHOg12uaCYtz4qLasA LGTfrH5I70XTxovZF8l2F/D3pinQ8gjIokIvi9C3HwlBOQogoixRSgccoB9Etv2LOBua jmZ+EAjSOVo1cErvsyRgmZ48lx4TVTokM771gKf4YwjQhTg3qFNUuamTpSCvSRAuuBFE 9zZ259sBSsPbr7nZuwb7UeUIqMd/9xV7otfgE25a6wEbG0jgAm7c9oR40NeiQ2gvWPjJ O7+Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zLNjUSng; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ec10si11373034ejb.386.2021.03.22.08.59.04; Mon, 22 Mar 2021 08:59:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zLNjUSng; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230156AbhCVPz6 (ORCPT + 99 others); Mon, 22 Mar 2021 11:55:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39916 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230483AbhCVPzf (ORCPT ); Mon, 22 Mar 2021 11:55:35 -0400 Received: from mail-wm1-x334.google.com (mail-wm1-x334.google.com [IPv6:2a00:1450:4864:20::334]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3A904C061574 for ; Mon, 22 Mar 2021 08:55:34 -0700 (PDT) Received: by mail-wm1-x334.google.com with SMTP id r10-20020a05600c35cab029010c946c95easo9260918wmq.4 for ; Mon, 22 Mar 2021 08:55:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=N70P1Fv2IBxK4ZquldWYilx1VEi3AUb2VlVmZR63sTo=; b=zLNjUSngfbuLk40AkFOm0Q21v63/nm8pheW4TD9Z4ThOhAtKi1I10n56YpWu3koPfJ 3f4sCT1VO4SK8UYsjLD6avAulBxAWe0EVQbVqb3h1+O3NHsMLA3D4MTvCgO0iCURsjwl t12czLy5mgKaMfaCA+bLTryBti8a1m0m/ucoWgQYIw7M0JotHZulalCabJFB23rbhS+Z K2LvhSvjYcDYMENaczrp6zVBkksqJtJvLyTxFLwYVVna0jCZ2Qak5600Iz4Xy2pMBj/L 1LegYlQonll16R6hzGNPa/7QI6eKMFOgSuogxvq64n1PRBZTWVVAQ7qyLujYGREvum2B dySg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=N70P1Fv2IBxK4ZquldWYilx1VEi3AUb2VlVmZR63sTo=; b=fXiZB5iWQHlJV2WJc/GCuzXzFm3nISEqWQpvGWukLlJ0xgRPbwaQGFU3wosI7tHWlS dkqGEOOZ0b/eNmXEvHxRbaFhVyjhkaIqcgetJjtXMzm9wApFy/12yjtXsXNLLRjFizSb 79DcZhtgOZtLlvOUauxLrxe5R1b9+H74iyC08HooecRUFubgWKcKojjkYPe6w9hat5LG o7BNdwE/ziLKLUPFMnEJbOFLPgmpD6PcM5+LcvK0AG4R2gbGrNyMrFPk2nta/lqGlcfC apuJJqMv1KBRd+sW7TMjjvnLwjuJocude2I8NpcOv6deAtnGQpkQbmVxTgpI04VqsA8j ICbQ== X-Gm-Message-State: AOAM533zg+1Kj06itPaWP070JAb+blR1mZkIBZmNt0zkfKXLcQkk4iX8 5OKeVkQB70bHEtH91ldyfCR3ow== X-Received: by 2002:a1c:bd55:: with SMTP id n82mr459851wmf.3.1616428532777; Mon, 22 Mar 2021 08:55:32 -0700 (PDT) Received: from ?IPv6:2a01:e34:ed2f:f020:2091:71d6:3ab2:37f2? ([2a01:e34:ed2f:f020:2091:71d6:3ab2:37f2]) by smtp.googlemail.com with ESMTPSA id l9sm15936903wmq.2.2021.03.22.08.55.31 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 22 Mar 2021 08:55:32 -0700 (PDT) Subject: Re: [PATCH 1/2] clocksource/drivers/timer-ti-dm: Prepare to handle dra7 timer wrap issue To: Tony Lindgren , Thomas Gleixner Cc: Keerthy , linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Tero Kristo References: <20210304073737.15810-1-tony@atomide.com> <20210304073737.15810-2-tony@atomide.com> From: Daniel Lezcano Message-ID: <556d55af-0b30-8751-6aef-2e1bb9db1a76@linaro.org> Date: Mon, 22 Mar 2021 16:55:31 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20210304073737.15810-2-tony@atomide.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 04/03/2021 08:37, Tony Lindgren wrote: > There is a timer wrap issue on dra7 for the ARM architected timer. > In a typical clock configuration the timer fails to wrap after 388 days. > > To work around the issue, we need to use timer-ti-dm timers instead. > > Let's prepare for adding support for percpu timers by adding a common > dmtimer_clkevt_init_common() and call it from dmtimer_clockevent_init(). > This patch makes no intentional functional changes. > > Signed-off-by: Tony Lindgren > --- [ ... ] > @@ -575,33 +574,60 @@ static int __init dmtimer_clockevent_init(struct device_node *np) > */ > writel_relaxed(OMAP_TIMER_CTRL_POSTED, t->base + t->ifctrl); > > + if (dev->cpumask == cpu_possible_mask) > + irqflags = IRQF_TIMER; > + else > + irqflags = IRQF_TIMER | IRQF_NOBALANCING; Can you explain the reasoning behind the test above ? [ ... ] -- Linaro.org │ Open source software for ARM SoCs Follow Linaro: Facebook | Twitter | Blog