Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3979193pxf; Mon, 22 Mar 2021 22:29:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzzButhsM9k9kBVcZbVl/t9UoJjEC4GvbS2XkOFLVttEj3agv2sD92t/FUIqbyeksbuJwhP X-Received: by 2002:a17:906:3159:: with SMTP id e25mr3134412eje.303.1616477367830; Mon, 22 Mar 2021 22:29:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616477367; cv=none; d=google.com; s=arc-20160816; b=YhyflqoFMMWX4yMuO4XAWPzucL+LBvsVR/z9BbNActWJVEqViYuAJhX2qigf23HeMm Ni0P61nMXtp3ZiC25ZIEXzJIZXjUjCTL/vkvrceOQQJ9rjER2fxoAS8TFWwTaPDfRhFj 0/jLteIX1GR9UdJrkIHuf0EJh2/RqTNNP0g2tU9wTGH4ElxUcRXaXTz7/gFWoa+HBz7e GuF6UU7o1BK3ilk1QcDYYu42md3NJlUuLO30m5I9Q/Zj+b/Hlc6U6h+vAHt7PKsc8Kwb eYPIbAeJRIBTjNXluriP7DijYaWn3uUmHVeZsNrH1Xlfo1pvWP+M9LXuLnndsdSP6ggp G2nA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=z4JmJ3WUJvraneztpx6gHo2kDJVhsYlOYEGhwgr5IQo=; b=tdxDfbgM7lvzGnJKyn7BzytDYdF3+3Z/kXfG7BzQGCCRZZiKt6MIlJuitbVMfIDlFJ ZhUH5nuSXiReQ3u8kEdjukMdcPfpkmBHQwojoH2ryPuCj+xj3eRMX5WTVKGuA7UF6oq0 CigMAfNELMzDcc/nzSa5GDF3prxyuT71flCKLQQNJoOnI5SkGgOYsyR3KaPUerFqKLCV EFM/rrDhlZShLGlHFLh3UhvNu15N1vEhWq9+sQCsGvwShsYnwsq8rz+pW/o+MAtYTleZ lFNtY9X/cQimuRmVr+GoAtvbsru8KTcKAkBb/oAFVnueUx6FzM30lVdC402QA5S+2CIJ RoRw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=oFKr9RG5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bd28si12428612edb.570.2021.03.22.22.29.05; Mon, 22 Mar 2021 22:29:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=oFKr9RG5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229574AbhCWFYs (ORCPT + 99 others); Tue, 23 Mar 2021 01:24:48 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:59462 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229464AbhCWFYa (ORCPT ); Tue, 23 Mar 2021 01:24:30 -0400 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12N5OM3u076795; Tue, 23 Mar 2021 00:24:22 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1616477062; bh=z4JmJ3WUJvraneztpx6gHo2kDJVhsYlOYEGhwgr5IQo=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=oFKr9RG5FAgkLUtd9CD1FEWRj/ve8EacvapY1LGqiW/PVjl9yWumN70xo+Ilh/Azb FJeXYa/zjZZm08NZp+f+1TMmJ8flTqV3+Z1efOgPkoWDxRk5/wqM3YJFot7hM9E3JE /Q8Zq9PAOTrXW9hZOvYrN03aIwhPPdu/xapXUJwo= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12N5OMdf065167 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 23 Mar 2021 00:24:22 -0500 Received: from DLEE115.ent.ti.com (157.170.170.26) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Tue, 23 Mar 2021 00:24:21 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Tue, 23 Mar 2021 00:24:21 -0500 Received: from [172.24.145.148] (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12N5OHsr119943; Tue, 23 Mar 2021 00:24:18 -0500 Subject: Re: [PATCH v7 3/3] arm64: dts: ti: k3-j7200: Add support for higher speed modes and update delay select values for MMCSD subsystems To: Nishanth Menon , Kishon Vijay Abraham I CC: Vignesh Raghavendra , Lokesh Vutla , Tero Kristo , Rob Herring , , , References: <20210322131206.24887-1-a-govindraju@ti.com> <20210322131206.24887-4-a-govindraju@ti.com> <20210322153547.d5hkqydpe372rpwg@manicure> From: Aswath Govindraju Message-ID: Date: Tue, 23 Mar 2021 10:54:17 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20210322153547.d5hkqydpe372rpwg@manicure> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Nishanth, On 22/03/21 9:05 pm, Nishanth Menon wrote: > On 18:42-20210322, Aswath Govindraju wrote: >> The following speed modes are now supported in J7200 SoC, >> - HS200 and HS400 modes at 1.8 V card voltage, in MMCSD0 subsystem [1]. >> - UHS-I speed modes in MMCSD1 subsystem [1]. >> >> Add support for UHS-I modes by adding voltage regulator device tree nodes >> and corresponding pinmux details, to power cycle and voltage switch cards. >> Set respective tags in sdhci0 and remove no-1-8-v tag from sdhci1 >> device tree nodes. >> >> Also update the delay values for various speed modes supported, based on >> the revised january 2021 J7200 datasheet[2]. >> >> [1] - section 12.3.6.1.1 MMCSD Features, in >> https://www.ti.com/lit/ug/spruiu1a/spruiu1a.pdf, >> (SPRUIU1A – JULY 2020 – REVISED JANUARY 2021) >> >> [2] - https://www.ti.com/lit/ds/symlink/dra821u.pdf, >> (SPRSP57B – APRIL 2020 – REVISED JANUARY 2021) >> >> Signed-off-by: Aswath Govindraju >> --- >> .../dts/ti/k3-j7200-common-proc-board.dts | 42 +++++++++++++++++++ >> arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 14 ++++++- >> 2 files changed, 54 insertions(+), 2 deletions(-) >> >> diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts >> index b493f939b09a..de8c06bdc825 100644 >> --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts >> +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts >> @@ -16,6 +16,29 @@ >> stdout-path = "serial2:115200n8"; >> bootargs = "console=ttyS2,115200n8 earlycon=ns16550a,mmio32,0x02800000"; >> }; >> + >> + vdd_mmc1: fixedregulator-sd { >> + compatible = "regulator-fixed"; >> + regulator-name = "vdd_mmc1"; >> + regulator-min-microvolt = <3300000>; >> + regulator-max-microvolt = <3300000>; >> + regulator-boot-on; >> + enable-active-high; >> + gpios = <&exp2 2 GPIO_ACTIVE_HIGH>; > > is that gpio ? Yes, that is correct. I'll correct it in the respin > I'd encourage to use vin-supply as well. Will add this in respin. > >> + }; >> + >> + vdd_sd_dv: gpio-regulator-vdd-sd-dv { > What does this drive? TLV71033 ? Yes, this node models the TLV71033 voltage regulator that switches the MMC IO signal voltage level between 3.3V and 1.8V. >> + compatible = "regulator-gpio"; >> + regulator-name = "vdd_sd_dv"; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&vdd_sd_dv_pins_default>; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <3300000>; >> + regulator-boot-on; > > normally, I'd encourage to use vin-supply as well. Will add this in the respin > >> + gpios = <&main_gpio0 55 GPIO_ACTIVE_HIGH>; >> + states = <1800000 0x0 >> + 3300000 0x1>; > states = <1800000 0x0>, > <3300000 0x1>; > Will make this change in the respin. > Can you look at j721e as reference? > Will make changes accordingly. >> + }; >> }; >> > > Kishon, > can you look closer at this series? > I'll wait for kishon's feedback and then post respin of this series. Thank you for the review. Regards, Aswath