Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4351041pxf; Tue, 23 Mar 2021 08:35:48 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz2h9IKIewJ+r+NB6fBKA1g7JsuNRmmkpLqjA34pVjDZB4fXGA6imp0d9Q8F5OrarTHYvnQ X-Received: by 2002:a05:6402:2070:: with SMTP id bd16mr5143093edb.133.1616513748479; Tue, 23 Mar 2021 08:35:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616513748; cv=none; d=google.com; s=arc-20160816; b=pozFD1WLj2qtgbgOtBRsl4hBayuktBHu34kuN3Sg7W8/6pdSNIylCX11xQVtPVVAR/ HZoSisgJmLXTPAgy8iwVo1/kHbKeba3Ipccl+fMAPUe4i8kqTnhrHBAzvRxxktcOZYtb 6/4Nhcyudx083E4iXqz3pgMZyVYlUG64LaYqLr+12WXNB/RDjQt8UiLAbILTKnf9OEbl B7DS7+A0Bd16RjCZ+PWDKuvUZreIHUzqkNN20mVSIoZWL6cDIgYKt7TJzJBSutEBkj39 oa5sgBXgX5yImE3cj+JfEes/9iCbDQBGgR9GUhY/xl6ePo0uxgJtRS5y166U3zn8i730 AQzA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-transfer-encoding :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=KP4llFfh1CT6AKiCv3MI6Jzy02unByu6vFecEuodz10=; b=tJfhoxXY3W0737S/UDZO7kgi3bWqkSTqY3OirtHAMgOBdFPZgksnR7cayuEQCGMIM1 aJ6gqHBvHJ9jzJLo3X1RtPTD6T8qQNIzAsKL+Dvia1yvTYFzyhVAJ95PxZdZ4DqUkBTT yQzc4qWCEgw54JwQ587SENNr+TQk5YdPuw3inJgAQeSaYvyG3isR6AaIJdeUa+oQrRlu DKLn2DZLf/NmPdYbZTm3KpBPTv1Ny9HJXAPebwxhYc0EwrP4jL+HmK6It1nkf116uYxZ PfTFOSicsUo6AHJX7eh4sEqErSwfKXZAXCmQPUcF8fc0arxnz16u32w8uJQk+nmeIkks WDuw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=CjKixSst; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q16si14809500edr.239.2021.03.23.08.35.15; Tue, 23 Mar 2021 08:35:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=CjKixSst; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232508AbhCWPdQ (ORCPT + 99 others); Tue, 23 Mar 2021 11:33:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34494 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232803AbhCWPdJ (ORCPT ); Tue, 23 Mar 2021 11:33:09 -0400 Received: from mail-pj1-x102f.google.com (mail-pj1-x102f.google.com [IPv6:2607:f8b0:4864:20::102f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 84206C061574; Tue, 23 Mar 2021 08:33:09 -0700 (PDT) Received: by mail-pj1-x102f.google.com with SMTP id s21so10258833pjq.1; Tue, 23 Mar 2021 08:33:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:content-transfer-encoding:in-reply-to; bh=KP4llFfh1CT6AKiCv3MI6Jzy02unByu6vFecEuodz10=; b=CjKixSstYvYkuopH4tuplMaoEejkijpkx0t3rmrJvnhSxcZ6gAZViveu/vXwQQFn6y oU54pLNrhuyVCg3U1TWxAoQeVSSsI6QoTOUFJ0fFYQ3jJFvNWh98tx6ezW8JF5uM+qKr WdHifIh5SiXkdCsjwaW7XNL1H0MSjr6X494ZmF0PRVLSUV5/B0c8IxjF/RHsxZmk3Csp pfeFnZSFw83utg4J1J1Q6yLw/Cut0U1FInU69QZ8V5wj4MmR04NvVq9j2E3XlYN0bIL6 /ZWUbZD7dOvMw8ICtvXUxoFYNiZBXQQWbcT3cBkBwXBkenzKVBhI/P1jwbjDmWKeoKjN BUAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:content-transfer-encoding :in-reply-to; bh=KP4llFfh1CT6AKiCv3MI6Jzy02unByu6vFecEuodz10=; b=fwRW0h+xZC0MxWtawSc2dz0jEUXeETNW3b/ErbasNDO1CpULtkAP37ttWyZtOvBQXw VNWmq6iEUUarlQz9ibWWi2j+40/Y/OYRpLifaPn3ajsG3BKd8mAwK/ISkFM9uuL58U8n yRPOV7ECY3YTny1xINW21qhk+QgPSAWwyiUMXORz9fdfm62jqc83nh1BddZshQDX1TSp 0Fy3fCQfdJbwYI6Z88uWwEN0TgLsc/hCjvh8I2oupbU+TVqHRBVPjIaUGxDs3ZkRkk3E 7cc/RKWBgsba1rPCZN7MOL+qlfpz12XqfUcILpo09rsT6zNhN7fvU4qQf/ykaa/auQPc 9S/Q== X-Gm-Message-State: AOAM531ls5vJ7vH2qq1/aD0pvJtnV6AKJiYT6snisNw1Cx1zt5gxS9IH /3vf61no/C9kfjNx/fY5Jds= X-Received: by 2002:a17:90a:a613:: with SMTP id c19mr5123421pjq.141.1616513588897; Tue, 23 Mar 2021 08:33:08 -0700 (PDT) Received: from localhost ([2401:4900:5298:bb2f:6d40:6041:a658:f52a]) by smtp.gmail.com with ESMTPSA id gt22sm3129955pjb.35.2021.03.23.08.33.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Mar 2021 08:33:08 -0700 (PDT) Date: Tue, 23 Mar 2021 21:02:21 +0530 From: Amey Narkhede To: Alex Williamson Cc: bhelgaas@google.com, pali@kernel.org, raphael.norwitz@nutanix.com, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org Subject: Re: [PATCH 4/4] PCI/sysfs: Allow userspace to query and set device reset mechanism Message-ID: <20210323153221.n2pwjixqen6hx26h@archlinux> References: <20210317190206.zrtzwgskxdogl7dz@pali> <20210317131536.38f398b0@omen.home.shazbot.org> <20210317192424.kpfybcrsen3ivr4f@pali> <20210317133245.7d95909c@omen.home.shazbot.org> <20210317194024.nkzrbbvi6utoznze@pali> <20210317140020.4375ba76@omen.home.shazbot.org> <20210317201346.v6t4rde6nzmt7fwr@pali> <20210318143155.4vuf3izuzihiujaa@archlinux> <20210323143419.syqf4dg7wcxorcmk@pali> <20210323084438.37bfcc8e@omen.home.shazbot.org> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20210323084438.37bfcc8e@omen.home.shazbot.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 21/03/23 08:44AM, Alex Williamson wrote: > On Tue, 23 Mar 2021 15:34:19 +0100 > Pali Roh?r wrote: > > > On Thursday 18 March 2021 20:01:55 Amey Narkhede wrote: > > > On 21/03/17 09:13PM, Pali Roh?r wrote: > > > > On Wednesday 17 March 2021 14:00:20 Alex Williamson wrote: > > > > > On Wed, 17 Mar 2021 20:40:24 +0100 > > > > > Pali Roh?r wrote: > > > > > > > > > > > On Wednesday 17 March 2021 13:32:45 Alex Williamson wrote: > > > > > > > On Wed, 17 Mar 2021 20:24:24 +0100 > > > > > > > Pali Roh?r wrote: > > > > > > > > > > > > > > > On Wednesday 17 March 2021 13:15:36 Alex Williamson wrote: > > > > > > > > > On Wed, 17 Mar 2021 20:02:06 +0100 > > > > > > > > > Pali Roh?r wrote: > > > > > > > > > > > > > > > > > > > On Monday 15 March 2021 09:03:39 Alex Williamson wrote: > > > > > > > > > > > On Mon, 15 Mar 2021 15:52:38 +0100 > > > > > > > > > > > Pali Roh?r wrote: > > > > > > > > > > > > > > > > > > > > > > > On Monday 15 March 2021 08:34:09 Alex Williamson wrote: > > > > > > > > > > > > > On Mon, 15 Mar 2021 14:52:26 +0100 > > > > > > > > > > > > > Pali Roh?r wrote: > > > > > > > > > > > > > > > > > > > > > > > > > > > On Monday 15 March 2021 19:13:23 Amey Narkhede wrote: > > > > > > > > > > > > > > > slot reset (pci_dev_reset_slot_function) and secondary bus > > > > > > > > > > > > > > > reset(pci_parent_bus_reset) which I think are hot reset and > > > > > > > > > > > > > > > warm reset respectively. > > > > > > > > > > > > > > > > > > > > > > > > > > > > No. PCI secondary bus reset = PCIe Hot Reset. Slot reset is just another > > > > > > > > > > > > > > type of reset, which is currently implemented only for PCIe hot plug > > > > > > > > > > > > > > bridges and for PowerPC PowerNV platform and it just call PCI secondary > > > > > > > > > > > > > > bus reset with some other hook. PCIe Warm Reset does not have API in > > > > > > > > > > > > > > kernel and therefore drivers do not export this type of reset via any > > > > > > > > > > > > > > kernel function (yet). > > > > > > > > > > > > > > > > > > > > > > > > > > Warm reset is beyond the scope of this series, but could be implemented > > > > > > > > > > > > > in a compatible way to fit within the pci_reset_fn_methods[] array > > > > > > > > > > > > > defined here. > > > > > > > > > > > > > > > > > > > > > > > > Ok! > > > > > > > > > > > > > > > > > > > > > > > > > Note that with this series the resets available through > > > > > > > > > > > > > pci_reset_function() and the per device reset attribute is sysfs remain > > > > > > > > > > > > > exactly the same as they are currently. The bus and slot reset > > > > > > > > > > > > > methods used here are limited to devices where only a single function is > > > > > > > > > > > > > affected by the reset, therefore it is not like the patch you proposed > > > > > > > > > > > > > which performed a reset irrespective of the downstream devices. This > > > > > > > > > > > > > series only enables selection of the existing methods. Thanks, > > > > > > > > > > > > > > > > > > > > > > > > > > Alex > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > But with this patch series, there is still an issue with PCI secondary > > > > > > > > > > > > bus reset mechanism as exported sysfs attribute does not do that > > > > > > > > > > > > remove-reset-rescan procedure. As discussed in other thread, this reset > > > > > > > > > > > > let device in unconfigured / broken state. > > > > > > > > > > > > > > > > > > > > > > No, there's not: > > > > > > > > > > > > > > > > > > > > > > int pci_reset_function(struct pci_dev *dev) > > > > > > > > > > > { > > > > > > > > > > > int rc; > > > > > > > > > > > > > > > > > > > > > > if (!dev->reset_fn) > > > > > > > > > > > return -ENOTTY; > > > > > > > > > > > > > > > > > > > > > > pci_dev_lock(dev); > > > > > > > > > > > >>> pci_dev_save_and_disable(dev); > > > > > > > > > > > > > > > > > > > > > > rc = __pci_reset_function_locked(dev); > > > > > > > > > > > > > > > > > > > > > > >>> pci_dev_restore(dev); > > > > > > > > > > > pci_dev_unlock(dev); > > > > > > > > > > > > > > > > > > > > > > return rc; > > > > > > > > > > > } > > > > > > > > > > > > > > > > > > > > > > The remove/re-scan was discussed primarily because your patch performed > > > > > > > > > > > a bus reset regardless of what devices were affected by that reset and > > > > > > > > > > > it's difficult to manage the scope where multiple devices are affected. > > > > > > > > > > > Here, the bus and slot reset functions will fail unless the scope is > > > > > > > > > > > limited to the single device triggering this reset. Thanks, > > > > > > > > > > > > > > > > > > > > > > Alex > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > I was thinking a bit more about it and I'm really sure how it would > > > > > > > > > > behave with hotplugging PCIe bridge. > > > > > > > > > > > > > > > > > > > > On aardvark PCIe controller I have already tested that secondary bus > > > > > > > > > > reset bit is triggering Hot Reset event and then also Link Down event. > > > > > > > > > > These events are not handled by aardvark driver yet (needs to > > > > > > > > > > implemented into kernel's emulated root bridge code). > > > > > > > > > > > > > > > > > > > > But I'm not sure how it would behave on real HW PCIe hotplugging bridge. > > > > > > > > > > Kernel has already code which removes PCIe device if it changes presence > > > > > > > > > > bit (and inform via interrupt). And Link Down event triggers this > > > > > > > > > > change. > > > > > > > > > > > > > > > > > > This is the difference between slot and bus resets, the slot reset is > > > > > > > > > implemented by the hotplug controller and disables presence detection > > > > > > > > > around the bus reset. Thanks, > > > > > > > > > > > > > > > > Yes, but I'm talking about bus reset, not about slot reset. > > > > > > > > > > > > > > > > I mean: to use bus reset via sysfs on hardware which supports slots and > > > > > > > > hotplugging. > > > > > > > > > > > > > > > > And if I'm reading code correctly, this combination is allowed, right? > > > > > > > > Via these new patches it is possible to disable slot reset and enable > > > > > > > > bus reset. > > > > > > > > > > > > > > That's true, a slot reset is simply a bus reset wrapped around code > > > > > > > that prevents the device from getting ejected. > > > > > > > > > > > > Yes, this makes slot reset "safe". But bus reset is "unsafe". > > > > > > > > > > > > > Maybe it would make > > > > > > > sense to combine the two as far as this interface is concerned, ie. a > > > > > > > single "bus" reset method that will always use slot reset when > > > > > > > available. Thanks, > > > > > > > > > > > > That should work when slot reset is available. > > > > > > > > > > > > Other option is that mentioned remove-reset-rescan procedure. > > > > > > > > > > That's not something we can introduce to the pci_reset_function() path > > > > > without a fair bit of collateral in using it through vfio-pci. > > > > > > > > > > > But quick search in drivers/pci/hotplug/ results that not all hotplug > > > > > > drivers implement reset_slot method. > > > > > > > > > > > > So there is a possible issue with hotplug driver which may eject device > > > > > > during bus reset (because e.g. slot reset is not implemented)? > > > > > > > > > > People aren't reporting it, so maybe those controllers aren't being > > > > > used for this use case. Or maybe introducing this patch will make > > > > > these reset methods more readily accessible for testing. We can fix or > > > > > blacklist those controllers for bus reset when reports come in. Thanks, > > > > > > > > Ok! I do not know neither if those controllers are used, but looks like > > > > that there are still changes in hotplug code. > > > > > > > > So I guess with these patches people can test it and report issues when > > > > such thing happen. > > > So after a bit research as I understood we need to group slot > > > and bus reset together in a single category of reset methods and > > > then implicitly use slot reset if it is available when bus reset is > > > enabled by the user. > > > Is that right? > > > > Yes, I understand it in same way. Just I do not know which name to > > choose for this reset category. In PCI spec it is called Secondary Bus > > Reset (as it resets whole bus with all devices; but we allow this reset > > in this patch series only if on the bus is connected exactly one device). > > In PCIe spec it is called Hot Reset. And if kernel detects Slot support > > then kernel currently calls it Slot reset. But it is still same thing. > > Any opinion? I think that we could call it Hot Reset as this patch > > series exports it only for single device (so calling it _bus_ is not the > > best match). > > A similar abstraction where our scope is not limited to a single > function calls this a bus reset: > > int pci_reset_bus(struct pci_dev *pdev) > { > return (!pci_probe_reset_slot(pdev->slot)) ? > __pci_reset_slot(pdev->slot) : __pci_reset_bus(pdev->bus); > } > > Thanks, > Alex > I was going to use similar function int pci_bus_reset(struct pci_dev *dev, int probe) { return pci_dev_reset_slot_function(dev, probe) ? pci_parent_bus_reset(dev, probe) : 0; } Thanks, Amey