Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp156055pxf; Wed, 24 Mar 2021 01:34:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzUnMNGqkdwySuv0//g2A6UWvJF8CKlHOHZGcYwWnPUi49ggqIVa7C/SHkk6BRt4ZJbztca X-Received: by 2002:a50:f38f:: with SMTP id g15mr2168077edm.262.1616574866602; Wed, 24 Mar 2021 01:34:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616574866; cv=none; d=google.com; s=arc-20160816; b=heRyBOxliAaZ6S3LqojfsIyxfq+ZFFHBb/tMXEEOmwbZN6mK4xftVhI38IG+xTFJbD 5+T5K/jTmjy00oLPFWzWQfapW6GVhEYHmD0Yo6GKWYnNaaw37eXZtTCtSpMKf5eSEKEt f6+DEp3lZ0o+v54+XYnK9fjh2MHpsPI7iZB9yf4zMv2V5aJeSL5xi4IBw5lKfxOycIZ8 FKtfPGMjzUdHDq6g+I6IyA+KGdw/G8OkLUtpeLTTBQDLFkGt96vgaB9cN0KjIvgEuASr gQfGzHJ3Gy6EDK6js0I4asf5ri3i1ULvnEmEWvg0PBS52HUlI9oh3Pmw32f3by931Tih AVpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=bsGu675No9dngICC5EINTZxy/TXuprPTCX9eZn7qRX8=; b=AoxyyKcAkB5FEt46lLZozQThfbS+tA8AxwWEkIhj+Jkr9WHV6hvTIaNXkD8SulfQyx pnOkReldtuS9HMtb0VC3kH7yWCOF/kp+z0WF59NTmFdyDvVBF66YPNF1+gdNz5Q7+KMR b29XSk4MpRJSYhqlx+9fa1+HjZbT29DSxmK6dSHBefjCHSUYddVaPzcRUsYGfSdLRG7b Ym6kbK76ylwVlkWOquUzRb/UMndjMOQBv1nFsM/9ehMcZAatmnawXrD/v7kv/lXsQGQW 0E5zGOt42LxiYn24C2WmOy6V21ry6yAyUq+6TVUVclEt40OMqSmjMapO7FywPp2fO/RS lk1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ziepe.ca header.s=google header.b=A9tWXssH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i6si1194222ejz.383.2021.03.24.01.34.02; Wed, 24 Mar 2021 01:34:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ziepe.ca header.s=google header.b=A9tWXssH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230368AbhCWXNe (ORCPT + 99 others); Tue, 23 Mar 2021 19:13:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49772 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234244AbhCWXNY (ORCPT ); Tue, 23 Mar 2021 19:13:24 -0400 Received: from mail-pf1-x42c.google.com (mail-pf1-x42c.google.com [IPv6:2607:f8b0:4864:20::42c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5CCF2C061763 for ; Tue, 23 Mar 2021 16:13:24 -0700 (PDT) Received: by mail-pf1-x42c.google.com with SMTP id b184so15923189pfa.11 for ; Tue, 23 Mar 2021 16:13:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ziepe.ca; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=bsGu675No9dngICC5EINTZxy/TXuprPTCX9eZn7qRX8=; b=A9tWXssH6lXe+s+Mo/yW0uPEI15ANU7gWJVJZZVJd0rfcK8lWLO0WAXh4MFgkUiYtN 89W8GOvX9rK0us8Fo4WEv8gPaIHIb5PfgkeBzIFR2q1XEda5KCXJ2KgdVh3nivg0SvNy Gm6pdJYys81RdDzgUBkYa9BTxInvkLDpYJswbLx0Hhjt6L9EO297Tna03HtKpZFqAHWJ URH4LRN/BlzLRn3RpP2HnHwZNT8KuTRmhK/Tg6WSGXW2niRNnkXoFaqQBX8K2tkULOhG W3K8j+ES/aNkGAgiil+jKX86/f2g+vqMSNIaGyEEtIuqs6Qz12wadRB1jyzZwmPRCLjG ZW0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=bsGu675No9dngICC5EINTZxy/TXuprPTCX9eZn7qRX8=; b=d9CVgcX7GHHZ3QvcPcHQlQzv2Odlelzx//M0drbpEmUNLMsr0c/dVV+p2U9khBR9MR ZgUlqT1Zp7q0F0JlFxwUV7J9BrtzMFZUo8M9XvzUhufFczlVP3U5HuPCsvSZ6lZd3DBy tqPnZh7OObX52c1Ve6yNlQST1jfNIdAeBLLxggFghKf0P07TFgAeDw8b+69yNz2O0GeW rE9rCJ1xbu/PRG4HPZ/mRwEj8/Ali0vmS4uLb0hNIX8snfXkmUh5Ninb7QE944hDOWxq kbk+FxAU+NLnA+2ZNKliJ6AkKFvvrdfES2o84ZcIgsNvgwfmFkMXbo2vz7GAiMKMOB2P MlCQ== X-Gm-Message-State: AOAM532wGeaysb/skBom/o8eAoEYHgxTK8/dg7RkvGGA0iJBz5daum1g I7gPOinviv2dhL7Y5QKq+Zbljw== X-Received: by 2002:a63:6982:: with SMTP id e124mr538624pgc.46.1616541203850; Tue, 23 Mar 2021 16:13:23 -0700 (PDT) Received: from ziepe.ca ([206.223.160.26]) by smtp.gmail.com with ESMTPSA id f21sm249668pfe.6.2021.03.23.16.13.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Mar 2021 16:13:23 -0700 (PDT) Received: from jgg by mlx with local (Exim 4.94) (envelope-from ) id 1lOqDB-001jsH-FT; Tue, 23 Mar 2021 20:13:21 -0300 Date: Tue, 23 Mar 2021 20:13:21 -0300 From: Jason Gunthorpe To: Aruna Ramakrishna Cc: Praveen Kumar Kannoju , leon@kernel.org, dledford@redhat.com, linux-rdma@vger.kernel.org, linux-kernel@vger.kernel.org, Rajesh Sivaramasubramaniom , Rama Nichanamatlu , Jeffery Yoder Subject: Re: [PATCH v2] IB/mlx5: Reduce max order of memory allocated for xlt update Message-ID: <20210323231321.GF2710221@ziepe.ca> References: <1615900141-14012-1-git-send-email-praveen.kannoju@oracle.com> <20210323160756.GE2710221@ziepe.ca> <80966C8E-341B-4F5D-9DCA-C7D82AB084D5@oracle.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <80966C8E-341B-4F5D-9DCA-C7D82AB084D5@oracle.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Mar 23, 2021 at 12:41:51PM -0700, Aruna Ramakrishna wrote: > There is a far greater possibility of an order-8 allocation failing, > esp. with the addition of __GFP_NORETRY , and the code would have to > fall back to a lower order allocation more often than not (esp. on a > long running system). Unless the performance gains from using order-8 > pages is significant (and it does not seem that way to me), we can just > skip this step and directly go to the lower order allocation. Do not send HTML mails. Do you have benchmarks that show the performance of the high order pages is not relavent? I'm a bit surprised to hear that This code really needs some attention to use a proper scatter/gather. I understand the chip can do it, just some of the software layers need to be stripped away so it can form the right SGL in the HW. Jason