Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp123256pxf; Wed, 24 Mar 2021 23:21:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzrJkq7/wKIAZZdH8byrgOdoR0TXifVysXLvEiwC2vbm3MRXNIjiH3kLY/D8c4WQa1RQpGo X-Received: by 2002:a17:906:845b:: with SMTP id e27mr7436876ejy.487.1616653306886; Wed, 24 Mar 2021 23:21:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616653306; cv=none; d=google.com; s=arc-20160816; b=NPyM9w4eugnw2G6+nV9uMaWtjJpGmBrxc0Efyu4cAHKxL8b2ssCjr0kMK6nMqu38KR +p+ggAt8NGIgNj0J0KDLNuJT8Er2ItVaysU5uQA0P38lY3i7LcpVQGE3qAdveoVCRMtg RHPccBzN7h5kIm9JiDGnxob56WFqvXlUAQPyr5dZNdNiR+fMRvbSD9BYsg3C0MyVyUU3 1SxndqmwgK9g2y8FFDnGoe2i0JoehIzZkqOS3smBhVBFUDj08JXiey8Egk10dT9wQbeu ekUWJIp1b69Nqmf/BA0VCnPQGju09yMZodkEzDvlcjEyuX+csjC7zAtcQo/pfvSxgI3v VP5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=FekWW96f8sKoFK8LSZN/PYb2w/ql5dj/T82FBFJxA4g=; b=vsZTokZe+JZtiahIWxJiCc4nRlbMIfmq7h9CBOUuBOIU2TW7IO/949/PcNIYhbJpqO hUapflqDoKEHbexgEbT3K1QlCeXbHnDdwYOturzueiJFEfJay1v5ek5YnkxxGHXE5vdy tXOMx59Mon4vCt2xqgqFoGKI6U5wv25kon61w7BtX7B9irt4DyX+Z1WDt6guyu21CfVT ficcX9U9/Mi95QooS02z4FqVG/XzpHlnpW2FWV6YHwJMOT53A/1dE7yKOwprUJ8MQFJU mldQs6GX35zvGJ0EJZf/gn3HiuewkRcjfgCIwXoKFGzLCqyxj7XKE+tG4TOsb+k2B9nt lAIg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=GYZY9ldq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id mc14si3293283ejb.639.2021.03.24.23.21.24; Wed, 24 Mar 2021 23:21:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=GYZY9ldq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229666AbhCYGTv (ORCPT + 99 others); Thu, 25 Mar 2021 02:19:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57644 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229461AbhCYGTd (ORCPT ); Thu, 25 Mar 2021 02:19:33 -0400 Received: from mail-pj1-x102d.google.com (mail-pj1-x102d.google.com [IPv6:2607:f8b0:4864:20::102d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0536EC06174A; Wed, 24 Mar 2021 23:19:33 -0700 (PDT) Received: by mail-pj1-x102d.google.com with SMTP id q6-20020a17090a4306b02900c42a012202so479806pjg.5; Wed, 24 Mar 2021 23:19:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=FekWW96f8sKoFK8LSZN/PYb2w/ql5dj/T82FBFJxA4g=; b=GYZY9ldqL4FRRCDeMiDDOJmrCCVCV7UTn3cx/pGIv3mUV0irQ4xwpB1nM6Aw8O5pmg YS2S1l2opLfBOCSwa0fpUmfP80TYrlIjO0K5DKBJeaagBZeO7LVJTLUyxp/HZXf9b1Vu 5d69LQzDCYSTTxQrarGvi7l/VlaHQDfpcuT7WPvKg43fgBNsrpOn6KHWJM2cJKsPI4O1 MsBLiluSCFqAs0M9xkKtF5r2WZlDa232xkDfxgZIJlXwvw5v+fBLWiT9451dg5ysplZG TzIUNlp1mz/zbaennKwMe7LZRCxeIpF7+oDgzMFFzDj183ygTL05YemJoP8O4YD/xwIa u1jA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=FekWW96f8sKoFK8LSZN/PYb2w/ql5dj/T82FBFJxA4g=; b=VtPmZ+DxGl2wtxO2vZzLt3u8JGSbany0AAQf3rNqaDY5ysT0wD3URghFrhVlLYrelW P/9vE3WS2wi3ogqqkAThNb+hth730AJILJVocL0cvVzDh1W4HZrO9mUoq/3uoJHKl8H1 WkkhTRc90G7XMxbCfPaWNJGmiWhyNGFezTs40sQHOebNGGCGTC9ET58ohktIwFbK/3oQ fJ7NCpA6Ri75UUGFgXs4/PdqkE2G7/bOoVFY3JVc71XAFmPzGoSbUyxxZvswJcz56QBd kIFXXH0GLzH5O4j9j4aL1o1eLdgYpvvRkSo24nnR5+kxBbz+RoLauGaMQH2JyjM0aScZ r59g== X-Gm-Message-State: AOAM530Q5ZNrJeX5I5ybDVoFN7BJenZe2IyA6XamnDq6HbW/64jVPaac /e/7y3GBW2k4FRPX6dt/CH5NkXA9AFGIKERA X-Received: by 2002:a17:90a:e298:: with SMTP id d24mr7229367pjz.171.1616653172478; Wed, 24 Mar 2021 23:19:32 -0700 (PDT) Received: from fmin-OptiPlex-7060.nreal.work ([137.59.103.165]) by smtp.gmail.com with ESMTPSA id b19sm4393086pfo.7.2021.03.24.23.19.28 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 24 Mar 2021 23:19:32 -0700 (PDT) From: dillon.minfei@gmail.com To: robh@kernel.org, valentin.caron@foss.st.com, Alexandre.torgue@foss.st.com, rong.a.chen@intel.com, a.fatoum@pengutronix.de, mcoquelin.stm32@gmail.com, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux@armlinux.org.uk, vladimir.murzin@arm.com, afzal.mohd.ma@gmail.com, gregkh@linuxfoundation.org, erwan.leray@foss.st.com, erwan.leray@st.com, linux-serial@vger.kernel.org, lkp@intel.com Cc: dillon min Subject: [PATCH v5 1/9] Documentation: arm: stm32: Add stm32h750 value line doc Date: Thu, 25 Mar 2021 14:19:16 +0800 Message-Id: <1616653162-19954-2-git-send-email-dillon.minfei@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1616653162-19954-1-git-send-email-dillon.minfei@gmail.com> References: <1616653162-19954-1-git-send-email-dillon.minfei@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: dillon min This patchset add support for soc stm32h750, stm32h750 has mirror different from stm32h743 item stm32h743 stm32h750 flash size: 2MiB 128KiB adc: none 3 crypto-hash: none aes/hamc/des/tdes/md5/sha detail information can be found at: https://www.st.com/en/microcontrollers-microprocessors/stm32h750-value-line.html Signed-off-by: dillon min --- v5: no changes Documentation/arm/index.rst | 1 + Documentation/arm/stm32/stm32h750-overview.rst | 34 ++++++++++++++++++++++++++ 2 files changed, 35 insertions(+) create mode 100644 Documentation/arm/stm32/stm32h750-overview.rst diff --git a/Documentation/arm/index.rst b/Documentation/arm/index.rst index b4bea32472b6..d4f34ae9e6f4 100644 --- a/Documentation/arm/index.rst +++ b/Documentation/arm/index.rst @@ -52,6 +52,7 @@ SoC-specific documents stm32/stm32f746-overview stm32/overview stm32/stm32h743-overview + stm32/stm32h750-overview stm32/stm32f769-overview stm32/stm32f429-overview stm32/stm32mp157-overview diff --git a/Documentation/arm/stm32/stm32h750-overview.rst b/Documentation/arm/stm32/stm32h750-overview.rst new file mode 100644 index 000000000000..0e51235c9547 --- /dev/null +++ b/Documentation/arm/stm32/stm32h750-overview.rst @@ -0,0 +1,34 @@ +================== +STM32H750 Overview +================== + +Introduction +------------ + +The STM32H750 is a Cortex-M7 MCU aimed at various applications. +It features: + +- Cortex-M7 core running up to @480MHz +- 128K internal flash, 1MBytes internal RAM +- FMC controller to connect SDRAM, NOR and NAND memories +- Dual mode QSPI +- SD/MMC/SDIO support +- Ethernet controller +- USB OTFG FS & HS controllers +- I2C, SPI, CAN busses support +- Several 16 & 32 bits general purpose timers +- Serial Audio interface +- LCD controller +- HDMI-CEC +- SPDIFRX +- DFSDM + +Resources +--------- + +Datasheet and reference manual are publicly available on ST website (STM32H750_). + +.. _STM32H750: https://www.st.com/en/microcontrollers-microprocessors/stm32h750-value-line.html + +:Authors: Dillon Min + -- 2.7.4