Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp204275pxf; Thu, 25 Mar 2021 02:00:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw9IpbaB1GoWV8gehNhVhdSFKWnVgfG5+VTroW/53308a4x3sN2+qzpLdaU94SxYxbPIV2Y X-Received: by 2002:a50:d753:: with SMTP id i19mr7810463edj.43.1616662819401; Thu, 25 Mar 2021 02:00:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616662819; cv=none; d=google.com; s=arc-20160816; b=brfsBTsoiNTbx4n6H9aOGpDGz55e1lp8iF1MUXUd6vcHSiAnCQpipbB5uVbc46xzZg EVfGggThenZkoWFtWFfnkIzzv8VV6FQ54NF7C8h63ajlDvNuAt0mfZSWWgIzJX3mw39V zP9ltN/qppnDBxe18SmccxK9PnyMMA+VILntj9g3YyBDM0i54VX+G7YAdexSWz7q2vDk /LfWxa6UhLFjGYBBG5gSYGt3oUjHoQi6RwtXLHs0umy9YwWOZkTHnqpF8mEnA73SjLCc HESZylqH+Ve8ZGWoPLaHlhkIeOoomx8mUf3UmGkw6mSCd7KrK6Ut2zB6VXGTYhBqKsx3 01NA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=GlTIdfk/PRmmZ/hR8nXgs9GLzKUhFKoXMhORL+6tD8U=; b=KiRGWjUrMy7wtyD0O1hmJ/qH3xb3WFSJhMhngP6JbyPwCkmUYu7jxP/QzuL7MZbqjh NWVlp14lJlu988LryZ9hW31p5i0y9Q1nXcgPbz8yjGAhmmavAUkWyP0yF3xnIGBpYjfE RJFS7+/IZ/2njGfFNWwuMwclh53+zbqJg8V1MkiUtDljT1HKHvJ5Rp+5j+wwtT4xWzhm PkScdGVOtEPRoJNQmQQ1xjiEJ2CFjTnq74qI5HyWK4MNhD82M66iZbAI5+Orf8h1HQNi Fs/xX0BEnsfQcwPyNAGVeyzMQ6aW/2qlYlcdhgayIPR9vj2z9PALPrMk4W0SvaU5L62M tX5w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bt17si3518200edb.424.2021.03.25.01.59.54; Thu, 25 Mar 2021 02:00:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229730AbhCYI7A (ORCPT + 99 others); Thu, 25 Mar 2021 04:59:00 -0400 Received: from inva020.nxp.com ([92.121.34.13]:56962 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229664AbhCYI6c (ORCPT ); Thu, 25 Mar 2021 04:58:32 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id F0A361A313C; Thu, 25 Mar 2021 09:58:30 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id DED021A3145; Thu, 25 Mar 2021 09:58:25 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 6C30C402A2; Thu, 25 Mar 2021 09:58:19 +0100 (CET) From: Richard Zhu To: l.stach@pengutronix.de, andrew.smirnov@gmail.com, shawnguo@kernel.org, kw@linux.com, bhelgaas@google.com, stefan@agner.ch, lorenzo.pieralisi@arm.com Cc: linux-pci@vger.kernel.org, linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, Richard Zhu Subject: [PATCH v3 1/3] dt-bindings: imx6q-pcie: add one regulator used to power up pcie phy Date: Thu, 25 Mar 2021 16:44:40 +0800 Message-Id: <1616661882-26487-2-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1616661882-26487-1-git-send-email-hongxing.zhu@nxp.com> References: <1616661882-26487-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Both 1.8v and 3.3v power supplies can be used by i.MX8MQ PCIe PHY. In default, the PCIE_VPH voltage is suggested to be 1.8v refer to data sheet. When PCIE_VPH is supplied by 3.3v in the HW schematic design, the VREG_BYPASS bits of GPR registers should be cleared from default value 1b'1 to 1b'0. Thus, the internal 3v3 to 1v8 translator would be turned on. Signed-off-by: Richard Zhu --- Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt index de4b2baf91e8..e6d1886144ce 100644 --- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt +++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt @@ -38,6 +38,9 @@ Optional properties: The regulator will be enabled when initializing the PCIe host and disabled either as part of the init process or when shutting down the host. +- vph-supply: Should specify the regulator in charge of VPH one of the three + PCIe PHY powers. This regulator can be supplied by both 1.8v and 3.3v voltage + supplies. Might be used to distinguish different HW board designs. Additional required properties for imx6sx-pcie: - clock names: Must include the following additional entries: -- 2.17.1