Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp1708480pxf; Fri, 26 Mar 2021 13:03:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzigNpF38XNNPiVYVvpMpuMf1c7KD3VE7zE0Oy8/Pgnv/BoKn4QMMIeTPZFpDNxD0c2IpEe X-Received: by 2002:a17:906:cd12:: with SMTP id oz18mr17302837ejb.498.1616789025352; Fri, 26 Mar 2021 13:03:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616789025; cv=none; d=google.com; s=arc-20160816; b=BlQtK5MziyiginCR+xAHuaiT9F0wMjNYFQLZAPODzQvlp3gOpioXLAn6wA8vqOU7AR Rk3XJk8CutxhZPCIx+uJb5nznOstLtjSlExY3OLD+XQgLkF3a/ME5pHap8Qn2MQxGSaW yHAMfzrdxPoIWXUREfmavw6TJbp538D2Bn9oWueCRYPlpybhwOnq7ERW6h2xCDh6Ctn2 K3fp0dJabOw3Jqtd/thEIRkmntUPpovkBJgGBPEs4qrKY6SfS5AuIO+qVp8H3Rb33cLE hm5/NJPD9v0UO3bqS1Py5VGZiSfJg794HimVM8J1EiRAd5HuY0lB0cliy2lT9nSY8kzo vp5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=FQgNfgVT+eANMI71cZ3CKXgJabSadHn4MauSHzRKiTA=; b=SwES6y3O2JxY7oU5MHT9eUHlbJzDOYcVWcMoUsL7NPhrd2TGo67/iX98unY7O+hzCh choCt75AIcxKUvLKo/9D3rkFLCpJiWD5dnhCkrEghjwJNeiQOkmbf6VCOkS9jEyh1Ly2 0pNUgYbYbqWNHeRNaNWPAsMCndqItMHLfA3wQv9ai8UbrtfmBy/Pvn52IRTYDYi/Qjx9 Ge043wlKWAHMYQpMQdC8oeyEMLKfQ5eShWRkHyKAl1LcJiBk/R/K+KZhDO0edi+974Cz mW9XDntqm0iINPnrxTf1oVcx0lKJGTG2wZtKR5FsdI0zdhydARMiDojL40JL7F5ncJlc fo0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=JHKnA+Sl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y25si8141597ejb.622.2021.03.26.13.03.23; Fri, 26 Mar 2021 13:03:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=JHKnA+Sl; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230210AbhCZUAY (ORCPT + 99 others); Fri, 26 Mar 2021 16:00:24 -0400 Received: from mail.kernel.org ([198.145.29.99]:58378 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230236AbhCZUAP (ORCPT ); Fri, 26 Mar 2021 16:00:15 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 36426619C7; Fri, 26 Mar 2021 20:00:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1616788815; bh=CP+yMWcELcV+SXQBy4H5t4xbunPhafsH9XMSu0Zo7Vw=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=JHKnA+SlRnJ15rfHbUhsZmhvjZc6yPFkrSutdal+PjP8fMhmZnYJ4C89Ti1fEE0Fm b2IfU3ehqnI6ds9I1h/sAQZUkJntRDSLjZY8D1pMQ/VjERbfPbMjkjONKa5Ol8rt2E Kyz43649mZ+1pi2k9P6gPA1Su0H8Ee3tWExOTGAs2f4QnCnXxwrpbzfSSIb4ExGd6U LAIxSkmmibn2hdpyC8kzeIChNTW3Vz1AvZYLYeZt8/1NqnkWMgRHs15QDXqxtOuAJU LSNIbV4Im/bwpCM+cqxyIdragOqedEFeE3sZ/jAzUODdsvZ8FQBXYmAFTx+oJyo8Hb 8sbENjkKyxzcA== Received: by mail-ot1-f47.google.com with SMTP id 31-20020a9d00220000b02901b64b9b50b1so6306613ota.9; Fri, 26 Mar 2021 13:00:15 -0700 (PDT) X-Gm-Message-State: AOAM533v8LtHR/6H6LBln+vHu5gd/b4V4kWfF9qqK5dtbNzCEzmgOMYp vv+Q+8UqOkwVr5NcLTW6bft4NF7VpGwlVWAT/Fc= X-Received: by 2002:a9d:316:: with SMTP id 22mr13066299otv.210.1616788814290; Fri, 26 Mar 2021 13:00:14 -0700 (PDT) MIME-Version: 1.0 References: <20210320151903.60759-1-sven@svenpeter.dev> <20210323205346.GA1283560@robh.at.kernel.org> <43685c67-6d9c-4e72-b320-0462c2273bf0@www.fastmail.com> <9f06872d-f0ec-43c3-9b53-d144337100b3@www.fastmail.com> <45faaadd-eda7-464f-96ff-7324f566669e@www.fastmail.com> In-Reply-To: <45faaadd-eda7-464f-96ff-7324f566669e@www.fastmail.com> From: Arnd Bergmann Date: Fri, 26 Mar 2021 20:59:58 +0100 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH 0/3] Apple M1 DART IOMMU driver To: Sven Peter Cc: Robin Murphy , Mark Kettenis , Rob Herring , "open list:IOMMU DRIVERS" , Joerg Roedel , Will Deacon , Hector Martin , Marc Zyngier , Mohamed Mediouni , Stan Skowronek , Linux ARM , Linux Kernel Mailing List , DTML Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Mar 26, 2021 at 6:51 PM Sven Peter wrote: > On Fri, Mar 26, 2021, at 18:34, Robin Murphy wrote: > > On 2021-03-26 17:26, Mark Kettenis wrote: > > > > > > Anyway, from my viewpoint having the information about the IOVA > > > address space sit on the devices makes little sense. This information > > > is needed by the DART driver, and there is no direct cnnection from > > > the DART to the individual devices in the devicetree. The "iommus" > > > property makes a connection in the opposite direction. > > > > What still seems unclear is whether these addressing limitations are a > > property of the DART input interface, the device output interface, or > > the interconnect between them. Although the observable end result > > appears more or less the same either way, they are conceptually > > different things which we have different abstractions to deal with. > > I'm not really sure if there is any way for us to figure out where these > limitation comes from though. My first guess was that this is done to partition the available address address space in a way that allows one physical IOTLB to handle multiple devices that each have their own page table for a subset of the address space, as was done on old PowerPC IOMMUs. However, the ranges you list don't really support that model. > I've done some more experiments and looked at all DART nodes in Apple's Device > Tree though. It seems that most (if not all) masters only connect 32 address > lines even though the iommu can handle a much larger address space. I'll therefore > remove the code to handle the full space for v2 since it's essentially dead > code that can't be tested anyway. > > > There are some exceptions though: > > There are the PCIe DARTs which have a different limitation which could be > encoded as 'dma-ranges' in the pci bus node: > > name base size > dart-apcie1: 00100000 3fe00000 > dart-apcie2: 00100000 3fe00000 > dart-apcie0: 00100000 3fe00000 > dart-apciec0: 00004000 7fffc000 > dart-apciec1: 80000000 7fffc000 This looks like they are reserving some address space in the beginning and/or the end, and for apciec0, the address space is partitioned into two equal-sized regions. > Then there are also these display controller DARTs. If we wanted to use dma-ranges > we could just put them in a single sub bus: > > name base size > dart-disp0: 00000000 fc000000 > dart-dcp: 00000000 fc000000 > dart-dispext0: 00000000 fc000000 > dart-dcpext: 00000000 fc000000 > > > And finally we have these strange ones which might eventually each require > another awkward sub-bus if we want to stick to the dma-ranges property. > > name base size > dart-aop: 00030000 ffffffff ("always-on processor") > dart-pmp: 00000000 bff00000 (no idea yet) Here I also see a "pio-vm-size" property: dart-pmp { pio-vm-base = <0xc0000000>; pio-vm-size = <0x40000000>; vm-size = <0xbff00000>; ... }; Which seems to give 3GB of address space to the normal iotlb, plus the last 1GB to something else. The vm-base property is also missing rather than zero, but that could just be part of their syntax instead of a real difference. Could it be that there are > dart-sio: 0021c000 fbde4000 (at least their Secure Enclave/TPM co-processor) Same here: dart-sio { vm-base = <0x0>; vm-size = <0xfc000000>; pio-vm-base = <0xfd000000>; pio-vm-size = <0x2000000>; pio-granularity = <0x1000000>; } There are clearly two distinct ranges that split up the 4GB space again, with a small hole of 16MB (==pio-granularity) at the end of each range. The "pio" name might indicate that this is a range of addresses that can be programmed to point at I/O registers in another device, rather than pointing to RAM. Arnd