Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp2892724pxf; Sun, 28 Mar 2021 05:23:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy3fxUjqJe9i9ln0OUS+DTabkAtdrPa1zpri9vDV77ypy80yX7iAbxhAIcG2p4hO0Mv4TDb X-Received: by 2002:a05:6402:3486:: with SMTP id v6mr24028554edc.109.1616934182388; Sun, 28 Mar 2021 05:23:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616934182; cv=none; d=google.com; s=arc-20160816; b=QK7wt6WUgDe211VrWOTMj07rfXS7g2JMIAcklw0Sy5zbaOlGn/vrOBlskj07ULJVjJ 7dtG1a/WFcnku7EPjBqxelaN8WPcgUDghvVhbbqbw8k7dVNsXSaP2KedVaur8xbCjXPm bNDAi13Ds6iCAU/3aoa7dKchcH90Tedf2JBvJkVH+D6EeIcc6Bq1dC9mV8c2q9gEAPmV NnaM4NeRHgAK28lkqVsz9NFF0b5nDoxw7gB60crf1MMipWHGYVP8Se73/25mVhBXDvpO n4slJV6a9u0hfpiP65NLjiIdBUq6cQBWtDx3MHPviAnjuYLVqRaYe+FlKTNfgYhvOeUR RJkA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=mh93SIzs5V77BlMR39CnUx2e9DyhZkGg2UabdQwegLE=; b=GRMdms6cOS4VFXtk13vS8cKf3fIlk5xVxbKZu94OIifXzuRy5EAS+bGUMu0mK9HGu0 OdNpLraMdWp/LRfH6sgEQkr1Vz5L05DiTVyj7lteBFhIkCF22eeUABVcxOmMBrZodOcx 7j87oitLkPWRnptjnEMsm9/6jGeLtlVup3E4Chir2lF3YcfV6sWgt2C9sCucdBadye8V 5sCfMfwKx8L9IHayi1rGuLvgZpij1dWqqXAWBg+y/1y4BNOTj1PmCQmtOHWS8fZF4m9f TElObQhmh+bvAEpjwYPuvUSY1CIXKFFKQgOoFAML8dwjbYNd3Zj3lJCoti9Enwv3PtFR taMA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g27si11331300ejc.32.2021.03.28.05.22.39; Sun, 28 Mar 2021 05:23:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229593AbhC1MVn (ORCPT + 99 others); Sun, 28 Mar 2021 08:21:43 -0400 Received: from mail.kernel.org ([198.145.29.99]:46310 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229503AbhC1MVi (ORCPT ); Sun, 28 Mar 2021 08:21:38 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 80ACF6196C; Sun, 28 Mar 2021 12:21:35 +0000 (UTC) Date: Sun, 28 Mar 2021 13:21:33 +0100 From: Catalin Marinas To: Steven Price Cc: Marc Zyngier , Will Deacon , James Morse , Julien Thierry , Suzuki K Poulose , kvmarm@lists.cs.columbia.edu, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Dave Martin , Mark Rutland , Thomas Gleixner , qemu-devel@nongnu.org, Juan Quintela , "Dr. David Alan Gilbert" , Richard Henderson , Peter Maydell , Haibo Xu , Andrew Jones Subject: Re: [PATCH v10 2/6] arm64: kvm: Introduce MTE VM feature Message-ID: <20210328122131.GB17535@arm.com> References: <20210312151902.17853-1-steven.price@arm.com> <20210312151902.17853-3-steven.price@arm.com> <20210327152324.GA28167@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210327152324.GA28167@arm.com> User-Agent: Mutt/1.10.1 (2018-07-13) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Mar 27, 2021 at 03:23:24PM +0000, Catalin Marinas wrote: > On Fri, Mar 12, 2021 at 03:18:58PM +0000, Steven Price wrote: > > diff --git a/arch/arm64/kvm/mmu.c b/arch/arm64/kvm/mmu.c > > index 77cb2d28f2a4..b31b7a821f90 100644 > > --- a/arch/arm64/kvm/mmu.c > > +++ b/arch/arm64/kvm/mmu.c > > @@ -879,6 +879,22 @@ static int user_mem_abort(struct kvm_vcpu *vcpu, phys_addr_t fault_ipa, > > if (vma_pagesize == PAGE_SIZE && !force_pte) > > vma_pagesize = transparent_hugepage_adjust(memslot, hva, > > &pfn, &fault_ipa); > > + > > + if (fault_status != FSC_PERM && kvm_has_mte(kvm) && pfn_valid(pfn)) { > > + /* > > + * VM will be able to see the page's tags, so we must ensure > > + * they have been initialised. if PG_mte_tagged is set, tags > > + * have already been initialised. > > + */ > > + struct page *page = pfn_to_page(pfn); > > + unsigned long i, nr_pages = vma_pagesize >> PAGE_SHIFT; > > + > > + for (i = 0; i < nr_pages; i++, page++) { > > + if (!test_and_set_bit(PG_mte_tagged, &page->flags)) > > + mte_clear_page_tags(page_address(page)); > > + } > > + } > > This pfn_valid() check may be problematic. Following commit eeb0753ba27b > ("arm64/mm: Fix pfn_valid() for ZONE_DEVICE based memory"), it returns > true for ZONE_DEVICE memory but such memory is allowed not to support > MTE. Some more thinking, this should be safe as any ZONE_DEVICE would be mapped as untagged memory in the kernel linear map. It could be slightly inefficient if it unnecessarily tries to clear tags in ZONE_DEVICE, untagged memory. Another overhead is pfn_valid() which will likely end up calling memblock_is_map_memory(). However, the bigger issue is that Stage 2 cannot disable tagging for Stage 1 unless the memory is Non-cacheable or Device at S2. Is there a way to detect what gets mapped in the guest as Normal Cacheable memory and make sure it's only early memory or hotplug but no ZONE_DEVICE (or something else like on-chip memory)? If we can't guarantee that all Cacheable memory given to a guest supports tags, we should disable the feature altogether. > I now wonder if we can get a MAP_ANONYMOUS mapping of ZONE_DEVICE pfn > even without virtualisation. I haven't checked all the code paths but I don't think we can get a MAP_ANONYMOUS mapping of ZONE_DEVICE memory as we normally need a file descriptor. -- Catalin