Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3003609pxf; Sun, 28 Mar 2021 08:27:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyPtWaKKpII8uZYg5hTu3WYKsPwX5VEd5rHEHuWgM3nuNEhg7zhZluJJ/LO2thPxnbPu9HD X-Received: by 2002:a17:906:1b42:: with SMTP id p2mr24665055ejg.236.1616945223937; Sun, 28 Mar 2021 08:27:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616945223; cv=none; d=google.com; s=arc-20160816; b=ylcDEyveF3IS48vyvdeT/4oe8ZZI/mMGUfZ5T9mi+i8IgWwIiOmNi+H9UUkqeP3zaw wRApdKUeC0gMtNjb/y9cV/wsigJpX3ciYJkpMSzQwTR0Kk8FLEajqXJEiNsR2hPXHVwO XTLdnCFVxrAjspROzUBAm8s60iOTf9dkTaBZlSPiIxiMJn5HJyYlmDYm/vlWTM/EtZOF I2wyfFgtcMsKJEK9UJhvICt9uU6DOa1EaXyY22VNr96vuYEw0LS6UQCEY1Ag1KzGkwso pYkrj+O8dQEOlr509aX6eH1RLo51bVS9uSn/JVtHNNCAzP/NsqCV/0dseVNVyQwd3EHJ J3vA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=dvWllLZS+93b4OKB7AvJQebP0KnQwrQbEziORV3Pzxo=; b=M3zWALymebpinxpOuVU8nWne/R2aLkF09LT8d+7Y0/hPTnrNOmex6isPPVSUZp2M+7 pN9fdrSuAw0T9spR70K+Ly4ENP8Ag21BRrsXrBUXKGdHOKl3aAJp8PRc11AEvZyZMEXs 1r3QAQalO4mIk+c0Y/AjJOZ1yp3TJPdCdh3cYO5D0Yt6YK8gthiYVAxJ24Dv4dTO0qpB Mit3Ssg6ACFgRvRi8RiaFVRppcOBcBCiX69PGbvKiYgza+iEu0SRgnQ/fVsUGow9bt9E oP+qsk+M9S6iPplnDG+Tx86nOFaeHtXA/Q6+4W8Omi9Xxpi31H+wKDFXuaNDVClAM5NN YjGQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@konsulko.com header.s=google header.b=s7KKkeaN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l7si10556900edc.307.2021.03.28.08.26.41; Sun, 28 Mar 2021 08:27:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@konsulko.com header.s=google header.b=s7KKkeaN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230526AbhC1PWh (ORCPT + 99 others); Sun, 28 Mar 2021 11:22:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56394 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229950AbhC1PWW (ORCPT ); Sun, 28 Mar 2021 11:22:22 -0400 Received: from mail-lf1-x12e.google.com (mail-lf1-x12e.google.com [IPv6:2a00:1450:4864:20::12e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BAED2C061762 for ; Sun, 28 Mar 2021 08:22:21 -0700 (PDT) Received: by mail-lf1-x12e.google.com with SMTP id q29so14633456lfb.4 for ; Sun, 28 Mar 2021 08:22:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=konsulko.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=dvWllLZS+93b4OKB7AvJQebP0KnQwrQbEziORV3Pzxo=; b=s7KKkeaNXWAgMMwYl939LgslQxnSBy9Bsr+dtFiIAKboMM7+On53aSPPU1RjNqxzaq UAjhUEjNDB3qUfs6qYN/BfSY3YYpQP0Db4OATTlAvJWN1wdjwIa9/fhRj1E0Lh74SKTZ r+XJD7jlJ9c7whB+SrbAVXe9Ki/vts7qQCI08= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=dvWllLZS+93b4OKB7AvJQebP0KnQwrQbEziORV3Pzxo=; b=jE9C9tHfeG+ttmpF68FgsvZrtMk6FQaMq5/k5f+vnJzq414SJ9BUc4/64HmBn05O69 9okKCiC+wE1iPq93BRrjWT5cuvO0VI3sRoaoJHNe9mniQMpxbwMWtnd9KxTNp9ViXosz H5lxn6poAONa/6WAFiT+IQTvoElNq5kRFZZRgZ7bmNna8PIvdPoiz4rfOplVaYKV68iJ xEX/1iMM38m8fiOCghc80+bguGI+uCmJJG50P2j97GFtW24ZwM2HuAGxC+YUO4g47aYz npZKwnNYMDXcLkqMKBvND+Fe+DrJa5kscZn31iXyLDNR5y5NyfxppU/EV46bl6D0Diu2 FLOQ== X-Gm-Message-State: AOAM531ivnmnV9sOOh32c25jfD2Qd9Au/QYhApvSSPyPZpwur2zZKPMY GcMZycy8TQJBsOvi2+/aZ32wY4+bsVme+joHMBzTDg== X-Received: by 2002:ac2:5687:: with SMTP id 7mr14679626lfr.407.1616944940020; Sun, 28 Mar 2021 08:22:20 -0700 (PDT) MIME-Version: 1.0 References: <20210303200253.1827553-1-atish.patra@wdc.com> <20210303200253.1827553-4-atish.patra@wdc.com> <7eb2b954-6b0a-b143-9107-57f4dd90d0cf@ghiti.fr> In-Reply-To: <7eb2b954-6b0a-b143-9107-57f4dd90d0cf@ghiti.fr> From: Vitaly Wool Date: Sun, 28 Mar 2021 17:22:07 +0200 Message-ID: Subject: Re: [PATCH v4 3/5] RISC-V: Initial DTS for Microchip ICICLE board To: Alex Ghiti Cc: Atish Patra , LKML , Albert Ou , Alistair Francis , Anup Patel , =?UTF-8?B?QmrDtnJuIFTDtnBlbA==?= , devicetree@vger.kernel.org, linux-riscv , Palmer Dabbelt , Paul Walmsley , Rob Herring , Conor.Dooley@microchip.com, Daire McNamara , Ivan.Griffin@microchip.com, Lewis.Hanly@microchip.com Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Mar 27, 2021 at 6:24 PM Alex Ghiti wrote: > > Hi Atish, > > Le 3/3/21 =C3=A0 3:02 PM, Atish Patra a =C3=A9crit : > > Add initial DTS for Microchip ICICLE board having only > > essential devices (clocks, sdhci, ethernet, serial, etc). > > The device tree is based on the U-Boot patch. > > > > https://patchwork.ozlabs.org/project/uboot/patch/20201110103414.10142-6= -padmarao.begari@microchip.com/ > > > > Signed-off-by: Atish Patra > > --- > > arch/riscv/boot/dts/Makefile | 1 + > > arch/riscv/boot/dts/microchip/Makefile | 2 + > > .../microchip/microchip-mpfs-icicle-kit.dts | 72 ++++ > > .../boot/dts/microchip/microchip-mpfs.dtsi | 329 +++++++++++++++++= + > > 4 files changed, 404 insertions(+) > > create mode 100644 arch/riscv/boot/dts/microchip/Makefile > > create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs-icicl= e-kit.dts > > create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi > > > > diff --git a/arch/riscv/boot/dts/Makefile b/arch/riscv/boot/dts/Makefil= e > > index 7ffd502e3e7b..fe996b88319e 100644 > > --- a/arch/riscv/boot/dts/Makefile > > +++ b/arch/riscv/boot/dts/Makefile > > @@ -1,5 +1,6 @@ > > # SPDX-License-Identifier: GPL-2.0 > > subdir-y +=3D sifive > > subdir-$(CONFIG_SOC_CANAAN_K210_DTB_BUILTIN) +=3D canaan > > +subdir-y +=3D microchip > > > > obj-$(CONFIG_BUILTIN_DTB) :=3D $(addsuffix /, $(subdir-y)) > > diff --git a/arch/riscv/boot/dts/microchip/Makefile b/arch/riscv/boot/d= ts/microchip/Makefile > > new file mode 100644 > > index 000000000000..622b12771fd3 > > --- /dev/null > > +++ b/arch/riscv/boot/dts/microchip/Makefile > > @@ -0,0 +1,2 @@ > > +# SPDX-License-Identifier: GPL-2.0 > > +dtb-$(CONFIG_SOC_MICROCHIP_POLARFIRE) +=3D microchip-mpfs-icicle-kit.d= tb > > I'm playing (or trying to...) with XIP_KERNEL and I had to add the > following to have the device tree actually builtin the kernel: > > diff --git a/arch/riscv/boot/dts/microchip/Makefile > b/arch/riscv/boot/dts/microchip/Makefile > index 622b12771fd3..855c1502d912 100644 > --- a/arch/riscv/boot/dts/microchip/Makefile > +++ b/arch/riscv/boot/dts/microchip/Makefile > @@ -1,2 +1,3 @@ > # SPDX-License-Identifier: GPL-2.0 > dtb-$(CONFIG_SOC_MICROCHIP_POLARFIRE) +=3D microchip-mpfs-icicle-kit.dt= b > +obj-$(CONFIG_BUILTIN_DTB) +=3D $(addsuffix .o, $(dtb-y)) > > Alex Yes, I believe this is necessary for BUILTIN_DTB to work on Polarfire, regardless of whether the kernel is XIP or not. Best regards, Vitaly > > diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dt= s b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts > > new file mode 100644 > > index 000000000000..ec79944065c9 > > --- /dev/null > > +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts > > @@ -0,0 +1,72 @@ > > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > > +/* Copyright (c) 2020 Microchip Technology Inc */ > > + > > +/dts-v1/; > > + > > +#include "microchip-mpfs.dtsi" > > + > > +/* Clock frequency (in Hz) of the rtcclk */ > > +#define RTCCLK_FREQ 1000000 > > + > > +/ { > > + #address-cells =3D <2>; > > + #size-cells =3D <2>; > > + model =3D "Microchip PolarFire-SoC Icicle Kit"; > > + compatible =3D "microchip,mpfs-icicle-kit"; > > + > > + chosen { > > + stdout-path =3D &serial0; > > + }; > > + > > + cpus { > > + timebase-frequency =3D ; > > + }; > > + > > + memory@80000000 { > > + device_type =3D "memory"; > > + reg =3D <0x0 0x80000000 0x0 0x40000000>; > > + clocks =3D <&clkcfg 26>; > > + }; > > + > > + soc { > > + }; > > +}; > > + > > +&serial0 { > > + status =3D "okay"; > > +}; > > + > > +&serial1 { > > + status =3D "okay"; > > +}; > > + > > +&serial2 { > > + status =3D "okay"; > > +}; > > + > > +&serial3 { > > + status =3D "okay"; > > +}; > > + > > +&sdcard { > > + status =3D "okay"; > > +}; > > + > > +&emac0 { > > + phy-mode =3D "sgmii"; > > + phy-handle =3D <&phy0>; > > + phy0: ethernet-phy@8 { > > + reg =3D <8>; > > + ti,fifo-depth =3D <0x01>; > > + }; > > +}; > > + > > +&emac1 { > > + status =3D "okay"; > > + phy-mode =3D "sgmii"; > > + phy-handle =3D <&phy1>; > > + phy1: ethernet-phy@9 { > > + reg =3D <9>; > > + ti,fifo-depth =3D <0x01>; > > + }; > > +}; > > diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/r= iscv/boot/dts/microchip/microchip-mpfs.dtsi > > new file mode 100644 > > index 000000000000..b9819570a7d1 > > --- /dev/null > > +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi > > @@ -0,0 +1,329 @@ > > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > > +/* Copyright (c) 2020 Microchip Technology Inc */ > > + > > +/dts-v1/; > > + > > +/ { > > + #address-cells =3D <2>; > > + #size-cells =3D <2>; > > + model =3D "Microchip MPFS Icicle Kit"; > > + compatible =3D "microchip,mpfs-icicle-kit"; > > + > > + chosen { > > + }; > > + > > + cpus { > > + #address-cells =3D <1>; > > + #size-cells =3D <0>; > > + > > + cpu@0 { > > + clock-frequency =3D <0>; > > + compatible =3D "sifive,e51", "sifive,rocket0", "r= iscv"; > > + device_type =3D "cpu"; > > + i-cache-block-size =3D <64>; > > + i-cache-sets =3D <128>; > > + i-cache-size =3D <16384>; > > + reg =3D <0>; > > + riscv,isa =3D "rv64imac"; > > + status =3D "disabled"; > > + > > + cpu0_intc: interrupt-controller { > > + #interrupt-cells =3D <1>; > > + compatible =3D "riscv,cpu-intc"; > > + interrupt-controller; > > + }; > > + }; > > + > > + cpu@1 { > > + clock-frequency =3D <0>; > > + compatible =3D "sifive,u54-mc", "sifive,rocket0",= "riscv"; > > + d-cache-block-size =3D <64>; > > + d-cache-sets =3D <64>; > > + d-cache-size =3D <32768>; > > + d-tlb-sets =3D <1>; > > + d-tlb-size =3D <32>; > > + device_type =3D "cpu"; > > + i-cache-block-size =3D <64>; > > + i-cache-sets =3D <64>; > > + i-cache-size =3D <32768>; > > + i-tlb-sets =3D <1>; > > + i-tlb-size =3D <32>; > > + mmu-type =3D "riscv,sv39"; > > + reg =3D <1>; > > + riscv,isa =3D "rv64imafdc"; > > + tlb-split; > > + status =3D "okay"; > > + > > + cpu1_intc: interrupt-controller { > > + #interrupt-cells =3D <1>; > > + compatible =3D "riscv,cpu-intc"; > > + interrupt-controller; > > + }; > > + }; > > + > > + cpu@2 { > > + clock-frequency =3D <0>; > > + compatible =3D "sifive,u54-mc", "sifive,rocket0",= "riscv"; > > + d-cache-block-size =3D <64>; > > + d-cache-sets =3D <64>; > > + d-cache-size =3D <32768>; > > + d-tlb-sets =3D <1>; > > + d-tlb-size =3D <32>; > > + device_type =3D "cpu"; > > + i-cache-block-size =3D <64>; > > + i-cache-sets =3D <64>; > > + i-cache-size =3D <32768>; > > + i-tlb-sets =3D <1>; > > + i-tlb-size =3D <32>; > > + mmu-type =3D "riscv,sv39"; > > + reg =3D <2>; > > + riscv,isa =3D "rv64imafdc"; > > + tlb-split; > > + status =3D "okay"; > > + > > + cpu2_intc: interrupt-controller { > > + #interrupt-cells =3D <1>; > > + compatible =3D "riscv,cpu-intc"; > > + interrupt-controller; > > + }; > > + }; > > + > > + cpu@3 { > > + clock-frequency =3D <0>; > > + compatible =3D "sifive,u54-mc", "sifive,rocket0",= "riscv"; > > + d-cache-block-size =3D <64>; > > + d-cache-sets =3D <64>; > > + d-cache-size =3D <32768>; > > + d-tlb-sets =3D <1>; > > + d-tlb-size =3D <32>; > > + device_type =3D "cpu"; > > + i-cache-block-size =3D <64>; > > + i-cache-sets =3D <64>; > > + i-cache-size =3D <32768>; > > + i-tlb-sets =3D <1>; > > + i-tlb-size =3D <32>; > > + mmu-type =3D "riscv,sv39"; > > + reg =3D <3>; > > + riscv,isa =3D "rv64imafdc"; > > + tlb-split; > > + status =3D "okay"; > > + > > + cpu3_intc: interrupt-controller { > > + #interrupt-cells =3D <1>; > > + compatible =3D "riscv,cpu-intc"; > > + interrupt-controller; > > + }; > > + }; > > + > > + cpu@4 { > > + clock-frequency =3D <0>; > > + compatible =3D "sifive,u54-mc", "sifive,rocket0",= "riscv"; > > + d-cache-block-size =3D <64>; > > + d-cache-sets =3D <64>; > > + d-cache-size =3D <32768>; > > + d-tlb-sets =3D <1>; > > + d-tlb-size =3D <32>; > > + device_type =3D "cpu"; > > + i-cache-block-size =3D <64>; > > + i-cache-sets =3D <64>; > > + i-cache-size =3D <32768>; > > + i-tlb-sets =3D <1>; > > + i-tlb-size =3D <32>; > > + mmu-type =3D "riscv,sv39"; > > + reg =3D <4>; > > + riscv,isa =3D "rv64imafdc"; > > + tlb-split; > > + status =3D "okay"; > > + cpu4_intc: interrupt-controller { > > + #interrupt-cells =3D <1>; > > + compatible =3D "riscv,cpu-intc"; > > + interrupt-controller; > > + }; > > + }; > > + }; > > + > > + soc { > > + #address-cells =3D <2>; > > + #size-cells =3D <2>; > > + compatible =3D "simple-bus"; > > + ranges; > > + > > + cache-controller@2010000 { > > + compatible =3D "sifive,fu540-c000-ccache", "cache= "; > > + cache-block-size =3D <64>; > > + cache-level =3D <2>; > > + cache-sets =3D <1024>; > > + cache-size =3D <2097152>; > > + cache-unified; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <1 2 3>; > > + reg =3D <0x0 0x2010000 0x0 0x1000>; > > + }; > > + > > + clint@2000000 { > > + compatible =3D "sifive,clint0"; > > + reg =3D <0x0 0x2000000 0x0 0xC000>; > > + interrupts-extended =3D <&cpu0_intc 3 &cpu0_intc = 7 > > + &cpu1_intc 3 &cpu1_intc 7 > > + &cpu2_intc 3 &cpu2_intc 7 > > + &cpu3_intc 3 &cpu3_intc 7 > > + &cpu4_intc 3 &cpu4_intc 7= >; > > + }; > > + > > + plic: interrupt-controller@c000000 { > > + #interrupt-cells =3D <1>; > > + compatible =3D "sifive,plic-1.0.0"; > > + reg =3D <0x0 0xc000000 0x0 0x4000000>; > > + riscv,ndev =3D <186>; > > + interrupt-controller; > > + interrupts-extended =3D <&cpu0_intc 11 > > + &cpu1_intc 11 &cpu1_intc 9 > > + &cpu2_intc 11 &cpu2_intc 9 > > + &cpu3_intc 11 &cpu3_intc 9 > > + &cpu4_intc 11 &cpu4_intc 9>; > > + }; > > + > > + dma@3000000 { > > + compatible =3D "sifive,fu540-c000-pdma"; > > + reg =3D <0x0 0x3000000 0x0 0x8000>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <23 24 25 26 27 28 29 30>; > > + #dma-cells =3D <1>; > > + }; > > + > > + refclk: refclk { > > + compatible =3D "fixed-clock"; > > + #clock-cells =3D <0>; > > + clock-frequency =3D <600000000>; > > + clock-output-names =3D "msspllclk"; > > + }; > > + > > + clkcfg: clkcfg@20002000 { > > + compatible =3D "microchip,mpfs-clkcfg"; > > + reg =3D <0x0 0x20002000 0x0 0x1000>; > > + reg-names =3D "mss_sysreg"; > > + clocks =3D <&refclk>; > > + #clock-cells =3D <1>; > > + clock-output-names =3D "cpu", "axi", "ahb", "envm= ", /* 0-3 */ > > + "mac0", "mac1", "mmc", "timer", = /* 4-7 */ > > + "mmuart0", "mmuart1", "mmuart2", "mmuart3= ", /* 8-11 */ > > + "mmuart4", "spi0", "spi1", "i2c0", = /* 12-15 */ > > + "i2c1", "can0", "can1", "usb", = /* 16-19 */ > > + "rsvd", "rtc", "qspi", "gpio0", = /* 20-23 */ > > + "gpio1", "gpio2", "ddrc", "fic0", = /* 24-27 */ > > + "fic1", "fic2", "fic3", "athena", "cfm"; = /* 28-32 */ > > + }; > > + > > + serial0: serial@20000000 { > > + compatible =3D "ns16550a"; > > + reg =3D <0x0 0x20000000 0x0 0x400>; > > + reg-io-width =3D <4>; > > + reg-shift =3D <2>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <90>; > > + current-speed =3D <115200>; > > + clocks =3D <&clkcfg 8>; > > + status =3D "disabled"; > > + }; > > + > > + serial1: serial@20100000 { > > + compatible =3D "ns16550a"; > > + reg =3D <0x0 0x20100000 0x0 0x400>; > > + reg-io-width =3D <4>; > > + reg-shift =3D <2>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <91>; > > + current-speed =3D <115200>; > > + clocks =3D <&clkcfg 9>; > > + status =3D "disabled"; > > + }; > > + > > + serial2: serial@20102000 { > > + compatible =3D "ns16550a"; > > + reg =3D <0x0 0x20102000 0x0 0x400>; > > + reg-io-width =3D <4>; > > + reg-shift =3D <2>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <92>; > > + current-speed =3D <115200>; > > + clocks =3D <&clkcfg 10>; > > + status =3D "disabled"; > > + }; > > + > > + serial3: serial@20104000 { > > + compatible =3D "ns16550a"; > > + reg =3D <0x0 0x20104000 0x0 0x400>; > > + reg-io-width =3D <4>; > > + reg-shift =3D <2>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <93>; > > + current-speed =3D <115200>; > > + clocks =3D <&clkcfg 11>; > > + status =3D "disabled"; > > + }; > > + > > + emmc: mmc@20008000 { > > + compatible =3D "cdns,sd4hc"; > > + reg =3D <0x0 0x20008000 0x0 0x1000>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <88 89>; > > + pinctrl-names =3D "default"; > > + clocks =3D <&clkcfg 6>; > > + bus-width =3D <4>; > > + cap-mmc-highspeed; > > + mmc-ddr-3_3v; > > + max-frequency =3D <200000000>; > > + non-removable; > > + no-sd; > > + no-sdio; > > + voltage-ranges =3D <3300 3300>; > > + status =3D "disabled"; > > + }; > > + > > + sdcard: sdhc@20008000 { > > + compatible =3D "cdns,sd4hc"; > > + reg =3D <0x0 0x20008000 0x0 0x1000>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <88>; > > + pinctrl-names =3D "default"; > > + clocks =3D <&clkcfg 6>; > > + bus-width =3D <4>; > > + disable-wp; > > + cap-sd-highspeed; > > + card-detect-delay =3D <200>; > > + sd-uhs-sdr12; > > + sd-uhs-sdr25; > > + sd-uhs-sdr50; > > + sd-uhs-sdr104; > > + max-frequency =3D <200000000>; > > + status =3D "disabled"; > > + }; > > + > > + emac0: ethernet@20110000 { > > + compatible =3D "cdns,macb"; > > + reg =3D <0x0 0x20110000 0x0 0x2000>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <64 65 66 67>; > > + local-mac-address =3D [00 00 00 00 00 00]; > > + clocks =3D <&clkcfg 4>, <&clkcfg 2>; > > + clock-names =3D "pclk", "hclk"; > > + status =3D "disabled"; > > + #address-cells =3D <1>; > > + #size-cells =3D <0>; > > + }; > > + > > + emac1: ethernet@20112000 { > > + compatible =3D "cdns,macb"; > > + reg =3D <0x0 0x20112000 0x0 0x2000>; > > + interrupt-parent =3D <&plic>; > > + interrupts =3D <70 71 72 73>; > > + mac-address =3D [00 00 00 00 00 00]; > > + clocks =3D <&clkcfg 5>, <&clkcfg 2>; > > + status =3D "disabled"; > > + clock-names =3D "pclk", "hclk"; > > + #address-cells =3D <1>; > > + #size-cells =3D <0>; > > + }; > > + > > + }; > > +}; > > > > _______________________________________________ > linux-riscv mailing list > linux-riscv@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-riscv