Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3248832pxf; Sun, 28 Mar 2021 18:21:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy911UZEq2oHd2Un1xXQwjYb51CUFDRgImAvGvUTO/ql+6LXzIkWWiQwIjgY/3BqhUumrCy X-Received: by 2002:a05:6402:3592:: with SMTP id y18mr21084822edc.360.1616980896178; Sun, 28 Mar 2021 18:21:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1616980896; cv=none; d=google.com; s=arc-20160816; b=AkZVd6xX+SJxCjUHg6qFANMmljAaPPpc+1LwaXFfIEQdSRo08OJ0M7Rjo8/fo6EWvy E569tzmIQoiS0i46rQgJ5SxJ3BLVYTM2NsHhN6AwLE0+YeRmzKPYx72tIa0B59r5iY1b FUQVp0ZA0EuSNK3hHxaq6JwwLzSiy9YEwH+qe2KKwHJIJuVdscuAF5SVCdoZHSMkM7Ml c8p5m48eXenX5ccHLNaYWfFEoKEk6Nt31/URbfQzPqX5nGMH8J0rWq/JQNq5B64OvtdE 7TChuGGxeyUxWlqHMvePnZAhW4amHiCIjmaAntA04TOq73sE/9qmyrO/qgZTg+Q4EOfZ DQnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=rTJmlPXK9Et5rO0omoD1ZFN/iK1wPaRQINj5TjeHtqQ=; b=vRwhX4ZG5z1i1IkyecmmmrE7OhuRUuQj4pTZWSf8S3DbuuJYquV/Wg5BR7prbyjBEJ NRb+8xc1U4V8Ib/C29L3aOfXHjcCpfnpckcpqgNdVUm0QP6Fj7EW45nr3Z4yIqkpwSpP R0JXpM0UGhwWAYgk2UYdkYCXdsyznu/n+iIuS1vqig30UkPwt+cIn7HjtLvB/DzbIx9p Z3u6NuS5/NO/rlYWqfBGx1AduMfIDVG5ItMGyiCTk450BNMWfnVnZVHOOgAGzRj2v0mT VYWJUwmrWbdRj2hagj1mAz7VGPXr4AJjmI+JtBtf2/uqYLqqgqAk/UMXNSUu7tOEcITj MCNg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@pensando.io header.s=google header.b=lYiiziRB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b16si11978515eds.502.2021.03.28.18.21.13; Sun, 28 Mar 2021 18:21:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@pensando.io header.s=google header.b=lYiiziRB; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230452AbhC2BUT (ORCPT + 99 others); Sun, 28 Mar 2021 21:20:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42704 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230512AbhC2BTs (ORCPT ); Sun, 28 Mar 2021 21:19:48 -0400 Received: from mail-ej1-x62c.google.com (mail-ej1-x62c.google.com [IPv6:2a00:1450:4864:20::62c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 27CFAC0613B1 for ; Sun, 28 Mar 2021 18:19:48 -0700 (PDT) Received: by mail-ej1-x62c.google.com with SMTP id ce10so16899988ejb.6 for ; Sun, 28 Mar 2021 18:19:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=pensando.io; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=rTJmlPXK9Et5rO0omoD1ZFN/iK1wPaRQINj5TjeHtqQ=; b=lYiiziRBmj2GB+IbKZlbmM9RX2WNr44mGVjf31mYHMeckiXJmv45Kudaf2dzpdNCjZ wZ6MRjv6ftUGjzL0AXJ7lrqY3+vVZeMvz1imVpT+DJOKu+M0LGS35eJTDAOoQPTIee/8 Boc+gAFxtWEOqVF8C3FD+KREqeiCMHX/Gz+iDXIktn5TH8kbCJsexe+mY49KWZ39Lsl3 gsR/Er3LcL3QbGv9BWpbmuYDjfDau2aiwZ0LClhsC+B3Pifg8eLrCcM4rAS9/3JKlRHU Via8Daz2h03vS9Vg0fjtW4GehHNIpmla/zKRYj0+fVh2/RfSdyVIZgWH71G92DdBEZkl QkqA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=rTJmlPXK9Et5rO0omoD1ZFN/iK1wPaRQINj5TjeHtqQ=; b=VjJtMXeYYcKDQb0XBLSEday9kT9zytshSlPYPXdeNakWQJVBwA/Sx/f6hHyamB3by6 aG3gefLJZCr/1EQS3cUXA/SXiI+iff/ntiAylzlTl7g4wnO0D9EoDjWJTgxi0hF+tJlr 2DeMhYxazockHKTPUY3Skk8xHSnlKhY+5pUBVgTPBFXvhx14sThvuBDVDW9Q0BKs0rzm HfljqYbYIbcRYbro3tckK47DJjwADsqHBBFuibeAtJoXo1ZAomBufBJCN1VM6FRUCNvQ x8nSdG4JmsI1FalpwEo8cAS7wBnB9zm+dc21h2vDvEK9I1oO7T0FjCcg3BMcJH8of5tt rR7A== X-Gm-Message-State: AOAM530GlUc8Nz5hXRA58wzl+BBKOxwXkCv+q387fXArcABwks0aV2ub Phm4XdJ4NRLYkt4NBQVDqLkDjiccdhD2PvVOPPV9zg== X-Received: by 2002:a17:906:52d0:: with SMTP id w16mr26022772ejn.172.1616980786565; Sun, 28 Mar 2021 18:19:46 -0700 (PDT) MIME-Version: 1.0 References: <20210304034141.7062-1-brad@pensando.io> <20210304034141.7062-2-brad@pensando.io> In-Reply-To: From: Brad Larson Date: Sun, 28 Mar 2021 18:19:35 -0700 Message-ID: Subject: Re: [PATCH 1/8] gpio: Add Elba SoC gpio driver for spi cs control To: Andy Shevchenko Cc: linux-arm Mailing List , Arnd Bergmann , Linus Walleij , Bartosz Golaszewski , Mark Brown , Serge Semin , Adrian Hunter , Ulf Hansson , Olof Johansson , "open list:GPIO SUBSYSTEM" , linux-spi , linux-mmc , devicetree , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sun, Mar 7, 2021 at 11:21 AM Andy Shevchenko wrote: > > On Thu, Mar 4, 2021 at 4:40 PM Brad Larson wrote: > > > > This GPIO driver is for the Pensando Elba SoC which > > provides control of four chip selects on two SPI busses. > > > +config GPIO_ELBA_SPICS > > + bool "Pensando Elba SPI chip-select" > > Can't it be a module? Why? All Elba SoC based platforms require this driver to be built-in to boot and removing the module would result in a variety of exceptions/errors. > > + depends on ARCH_PENSANDO_ELBA_SOC > > + help > > + Say yes here to support the Pensndo Elba SoC SPI chip-select driver > > Please give more explanation what it is and why users might need it, > and also tell users how the module will be named (if there is no > strong argument why it can't be a module). > Fixed the typo. > > +#include > > It's not used here, but you missed mod_devicetable.h. Removed . There is no dependency on mod_devicetable.h. > ... > > > +/* > > + * pin: 3 2 | 1 0 > > + * bit: 7------6------5------4----|---3------2------1------0 > > + * cs1 cs1_ovr cs0 cs0_ovr | cs1 cs1_ovr cs0 cs0_ovr > > + * ssi1 | ssi0 > > + */ > > +#define SPICS_PIN_SHIFT(pin) (2 * (pin)) > > +#define SPICS_MASK(pin) (0x3 << SPICS_PIN_SHIFT(pin)) > > > +#define SPICS_SET(pin, val) ((((val) << 1) | 0x1) << SPICS_PIN_SHIFT(pin)) > > Isn't it easier to define as ((value) << (2 * (pin) + 1) | BIT(2 * (pin))) > > ... > > > +struct elba_spics_priv { > > + void __iomem *base; > > + spinlock_t lock; > > > + struct gpio_chip chip; > > If you put it as a first member a container_of() becomes a no-op. OTOH > dunno if there is any such container_of() use in the code. > There is no use of container_of() > > +static int elba_spics_get_value(struct gpio_chip *chip, unsigned int pin) > > +{ > > + return -ENXIO; > > Hmm... Is it really acceptable error code here? > > > +static int elba_spics_direction_input(struct gpio_chip *chip, unsigned int pin) > > +{ > > + return -ENXIO; > > Ditto. > Changed both to -ENOTSUPP. > > + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); > > + p->base = devm_ioremap_resource(&pdev->dev, res); > > p->base = devm_platform_ioremap_resource(pdev, 0); Implementation follows devm_ioremap_resource() example in lib/devres.c. > > + if (IS_ERR(p->base)) { > > > + dev_err(&pdev->dev, "failed to remap I/O memory\n"); > > Duplicate noisy message. > > > + return PTR_ERR(p->base); > > + } > > > + ret = devm_gpiochip_add_data(&pdev->dev, &p->chip, p); > > + if (ret) { > > + dev_err(&pdev->dev, "unable to add gpio chip\n"); > > > + return ret; > > + } > > + > > + dev_info(&pdev->dev, "elba spics registered\n"); > > + return 0; > > if (ret) > dev_err(...); > return ret; Cleaned this up in patchset v2.