Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3374648pxf; Sun, 28 Mar 2021 23:52:43 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxgHOkQVwXqaqYh9a4w0zpcZMgfgJ5Wk9s+tLZoUF3kH71alJMaUTN+UdoJc84EOQ2Cpc0t X-Received: by 2002:a05:6402:180b:: with SMTP id g11mr26553398edy.195.1617000763632; Sun, 28 Mar 2021 23:52:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617000763; cv=none; d=google.com; s=arc-20160816; b=DAqmjNzTyqaudQshBXwjDS1M0PmWXIOpxRANPyjNx2qitGEK3z2PM65F1Rx9n95EWx rcgVhsAhjkBfunc4N1RPMKIP5ruRLEgQ527s81LukFm5tYhhOHdG6tsWn9DNhJlOEUTE izlHyn/wKr5Yt2GMmgkl3E+daRovGwLmuTmH/jyU0gMrLoXO0aghNw0p2Rp475sRTchh LctIY0Vkn9RUMnyf0N/MJ0+1RClNUUWHHOT1GUFLeByiW/zVYVLzEenBYy7ezH4YpfgG fZACGjNe0gm2RoFmJlKDcVYQirLiXsE0G6FzMKuxNwE3spOoyiVrLq6I5d14AvcjZGpG eusA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=s8QO3U1W14rdWHcth/+pHXieOfGiWLKuGlNjkQ7/Auc=; b=PfaIqr++/llfF1Ph9W+W5XTi1bErGIMQz2fmw4xPfCecd4cXG/McS/HVyeAeiqpBOH NyoEc+pFByXgqfqC8UGWQcVY9QhsJYUuyJY/+jxOGbMsRjsnV1zwgMJob1gyJGzPa1gt nE1vfS8lJum+ORWRb+vzeyi0z5K8iuBCuOQ8ZiJ0JyxJLgI2wTzomBNl7FmD1Et1xHMT PFcWjUVP42mTBe6yeG8QjbiyzGgtnCgzI44e8fD6ATo1YLTBCEhLNloPP7vzf8evbnDX rm2fAtyzMSJnM7p1BQa61H146AM8JqBGVMf7wFmBOzl/ss5e60MZbX04wFeJfXWz/hPO iALA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k5si12168000ejc.134.2021.03.28.23.52.21; Sun, 28 Mar 2021 23:52:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230495AbhC2Gv3 (ORCPT + 99 others); Mon, 29 Mar 2021 02:51:29 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:58243 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S230394AbhC2Gu6 (ORCPT ); Mon, 29 Mar 2021 02:50:58 -0400 X-UUID: 432b02139f6941f996756df2f3abc7e8-20210329 X-UUID: 432b02139f6941f996756df2f3abc7e8-20210329 Received: from mtkcas11.mediatek.inc [(172.21.101.40)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1645000695; Mon, 29 Mar 2021 14:50:54 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 29 Mar 2021 14:50:52 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 29 Mar 2021 14:50:51 +0800 From: Zhiyong Tao To: , , , , CC: , , , , , , , , , , , , , , , Subject: [PATCH 2/6] dt-bindings: pinctrl: mt8195: add binding document Date: Mon, 29 Mar 2021 14:50:43 +0800 Message-ID: <20210329065047.8388-3-zhiyong.tao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210329065047.8388-1-zhiyong.tao@mediatek.com> References: <20210329065047.8388-1-zhiyong.tao@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The commit adds mt8195 compatible node in binding document. Signed-off-by: Zhiyong Tao --- .../bindings/pinctrl/pinctrl-mt8195.yaml | 152 ++++++++++++++++++ 1 file changed, 152 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/pinctrl-mt8195.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/pinctrl-mt8195.yaml b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt8195.yaml new file mode 100644 index 000000000000..7915b9568c29 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt8195.yaml @@ -0,0 +1,152 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/pinctrl-mt8195.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mediatek MT8195 Pin Controller + +maintainers: + - Sean Wang + +description: | + The Mediatek's Pin controller is used to control SoC pins. + +properties: + compatible: + const: mediatek,mt8195-pinctrl + + gpio-controller: true + + '#gpio-cells': + description: | + Number of cells in GPIO specifier. Since the generic GPIO binding is used, + the amount of cells must be specified as 2. See the below + mentioned gpio binding representation for description of particular cells. + const: 2 + + gpio-ranges: + description: gpio valid number range. + maxItems: 1 + + reg: + description: | + Physical address base for gpio base registers. There are 8 GPIO + physical address base in mt8195. + maxItems: 8 + + reg-names: + description: | + Gpio base register names. + maxItems: 8 + + interrupt-controller: true + + '#interrupt-cells': + const: 2 + + interrupts: + description: The interrupt outputs to sysirq. + maxItems: 1 + +#PIN CONFIGURATION NODES +patternProperties: + '^pins': + type: object + description: | + A pinctrl node should contain at least one subnodes representing the + pinctrl groups available on the machine. Each subnode will list the + pins it needs, and how they should be configured, with regard to muxer + configuration, pullups, drive strength, input enable/disable and + input schmitt. + An example of using macro: + pincontroller { + /* GPIO0 set as multifunction GPIO0 */ + state_0_node_a { + pinmux = ; + }; + /* GPIO1 set as multifunction CLKM1 */ + state_0_node_b { + pinmux = ; + }; + }; + $ref: "pinmux-node.yaml" + + properties: + pinmux: + description: | + Integer array, represents gpio pin number and mux setting. + Supported pin number and mux varies for different SoCs, and are defined + as macros in dt-bindings/pinctrl/-pinfunc.h directly. + + drive-strength: + description: | + It can support some arguments, such as MTK_DRIVE_4mA, MTK_DRIVE_6mA, etc. See + dt-bindings/pinctrl/mt65xx.h. It can only support 2/4/6/8/10/12/14/16mA in mt8195. + enum: [2, 4, 6, 8, 10, 12, 14, 16] + + bias-pull-down: true + + bias-pull-up: true + + bias-disable: true + + output-high: true + + output-low: true + + input-enable: true + + input-disable: true + + input-schmitt-enable: true + + input-schmitt-disable: true + + required: + - pinmux + + additionalProperties: false + +required: + - compatible + - reg + - interrupts + - interrupt-controller + - '#interrupt-cells' + - gpio-controller + - '#gpio-cells' + - gpio-ranges + +additionalProperties: false + +examples: + - | + #include + #include + pio: pinctrl@10005000 { + compatible = "mediatek,mt8195-pinctrl"; + reg = <0x10005000 0x1000>, + <0x11d10000 0x1000>, + <0x11d30000 0x1000>, + <0x11d40000 0x1000>, + <0x11e20000 0x1000>, + <0x11e20000 0x1000>, + <0x11eb0000 0x1000>, + <0x11f40000 0x1000>, + <0x1000b000 0x1000>; + reg-names = "iocfg0", "iocfg_bm", "iocfg_bl", + "iocfg_br", "iocfg_lm", "iocfg_rb", + "iocfg_tl", "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 144>; + interrupt-controller; + interrupts = ; + #interrupt-cells = <2>; + + pins { + pinmux = ; + output-low; + }; + }; -- 2.18.0