Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3374731pxf; Sun, 28 Mar 2021 23:52:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxFyBoJlKaqg6t1Tg+UpJjcSa+eNTepY6/u9RfRgwHDNCcHDckcaTn4uWSo+kyOz+grI4sl X-Received: by 2002:aa7:df14:: with SMTP id c20mr26972945edy.197.1617000775799; Sun, 28 Mar 2021 23:52:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617000775; cv=none; d=google.com; s=arc-20160816; b=RU9Fl3KxyMFnZ9DnV66Ch5qfdUdCZFALUH0n3PbhjIPQB94FezS2YG2PWDxpJxw/Q0 kLhnaq2oRAdUiqLIBowAT4hxYqPOhpslYoJVRE2ETKxyoCiR/+Drsz+tRadhc5fGdMcz OgeJbiIq3N7IX+EgHrTIap7eOTu2UnZ24vcp0bNAYQMy7Twy81rw2KNZf9tLZRJm4cCt 8SmIHOan3YaHn8sySg027fX5Lb8TaQjsej6GABAWXto9a5Hcts690CrI1c/Swfm8VF+5 1GO1fTur/Wl/TI02Uvp/XoOM5Tiuygn/f0QNHdmpKEPQcHMIozuHaTP67KIHl4wtvdz6 iQwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=V9O1i8OY8h36r0ihhhBjUXZz3kaFClF1ghieEZest5M=; b=sdSSrfAW3ncm2AIfB6/2CnuDFCdjNzL83HL4cp5GsXW7vZ/gN4crljMxWqdUk029zq UoZa/Ywfp74HZoWs6NWB1OwAwTd1CLJ2wdFrXkKPL4AZvgsMegwGw4iHavmvQCYpjSUn GY2+hkWx7/Qk8uyC0epoWiCPSYBWQYk4F6Aom4LX2rBDl4z2Y/kShBoklsmo23Bacz+t bPhoNpmES6MTOoWtpm6oYDQ3DEjveZYHQXO8fqxGSgy5kVWSt62VR5Co04LbQ0xY4hTH GnPCNJDxx7CqIeCCq6IBNwtQ6VJg1YzIz5PjwbQxQIcyhV8K4k8STJjW9yVnpyi4xxbM FepQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gg25si12427827ejb.693.2021.03.28.23.52.34; Sun, 28 Mar 2021 23:52:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231129AbhC2Gve (ORCPT + 99 others); Mon, 29 Mar 2021 02:51:34 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:42442 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S230395AbhC2Gu6 (ORCPT ); Mon, 29 Mar 2021 02:50:58 -0400 X-UUID: 2531e19119e84dc7951ea208dc3432f1-20210329 X-UUID: 2531e19119e84dc7951ea208dc3432f1-20210329 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 166456538; Mon, 29 Mar 2021 14:50:55 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs05n2.mediatek.inc (172.21.101.140) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 29 Mar 2021 14:50:54 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 29 Mar 2021 14:50:52 +0800 From: Zhiyong Tao To: , , , , CC: , , , , , , , , , , , , , , , Subject: [PATCH 3/6] arm64: dts: mt8195: add pinctrl device node Date: Mon, 29 Mar 2021 14:50:44 +0800 Message-ID: <20210329065047.8388-4-zhiyong.tao@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210329065047.8388-1-zhiyong.tao@mediatek.com> References: <20210329065047.8388-1-zhiyong.tao@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This commit adds pinctrl device node for mt8195 Signed-off-by: Zhiyong Tao --- arch/arm64/boot/dts/mediatek/mt8195.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi index 068fe24efd2d..48b28a9d35cc 100644 --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi @@ -273,6 +273,27 @@ }; }; + pio: pinctrl@10005000 { + compatible = "mediatek,mt8195-pinctrl"; + reg = <0 0x10005000 0 0x1000>, + <0 0x11d10000 0 0x1000>, + <0 0x11d30000 0 0x1000>, + <0 0x11d40000 0 0x1000>, + <0 0x11e20000 0 0x1000>, + <0 0x11eb0000 0 0x1000>, + <0 0x11f40000 0 0x1000>, + <0 0x1000b000 0 0x1000>; + reg-names = "iocfg0", "iocfg_bm", + "iocfg_bl", "iocfg_br", "iocfg_lm", + "iocfg_rb", "iocfg_tl", "eint"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pio 0 0 144>; + interrupt-controller; + interrupts = ; + #interrupt-cells = <2>; + }; + watchdog: watchdog@10007000 { compatible = "mediatek,mt8195-wdt", "mediatek,mt6589-wdt"; reg = <0 0x10007000 0 0x100>; -- 2.18.0