Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3419291pxf; Mon, 29 Mar 2021 01:30:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwFLyIyNcKw/Ar6Hi+4x6oZFjREzpR9ftdeD7Vz38TnICOZ8gsccdikscCa0T0H8NYQy0wY X-Received: by 2002:a05:6402:4242:: with SMTP id g2mr27151621edb.329.1617006623069; Mon, 29 Mar 2021 01:30:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617006623; cv=none; d=google.com; s=arc-20160816; b=ZiZeFXojd0Xf8vqltlEoRPYeJAlstzoktkNwixIqLdycrJacjcNYDvTbJncESxoJr7 OXrgISuTyxNKcykJAYkCXH0VvBYJowBHLIYRdckhHAR8RkFwg24PCK2uBNTTAk0jX1s4 ZPZKUxLUY8nxcn+6KXbIZJBzmHVAWxCyRcwpvvRFIFM9J+bWuo5qugRh6wAqTQqHmMsE uhBmwWIfIXE2ltqPs4C4foCokyFTUcCcsGXnEaGtmnBm+FDRVyhQgM/Lcnrq6/kdn1Y/ JzrtcnhnBSeBMN0lQaPyznHi165fDMd340+AnJ7y8mxGuIi1vxuBtOrfQa2QslgAQ5/k 7b+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=dHf15JWSIa642XTd/QliLGboKU4tngnsQm51SLls2DA=; b=fktud0nKEy9Hf+WlPR43yhlNJbyZ2ZCbmwfL9MI/SctarRB/oYk4Jsf6dLfFnS4jb8 ZEjZVV57PMx8+lt6Sf76RCru3hztetDnDizy9lA5NzYOL/TtJ8io4YtC1sC3NGUgv5WN R3k5bfy+poEgJ3Yf5mq700Jg6Of9L96T9rQp7jmm4UlKtNfRIR0oH8Hrj8b5nfnl/tTp zFUZIHgMgbekqRdyB0JLdrFUe7XtkOpK2eEV/OK0txqrMV15YfJKS+5cQk1KotScSDN4 SfLFrdIBG/Jtwb//R2b6v6kuwcxINsRzOiizl1nQWSFpugFECIA5MaTo0LeJJ3MZY7T0 njbg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g8si12542869ejr.82.2021.03.29.01.29.53; Mon, 29 Mar 2021 01:30:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232208AbhC2I06 (ORCPT + 99 others); Mon, 29 Mar 2021 04:26:58 -0400 Received: from inva020.nxp.com ([92.121.34.13]:38884 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233236AbhC2IRU (ORCPT ); Mon, 29 Mar 2021 04:17:20 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 6059E1A0F08; Mon, 29 Mar 2021 10:17:14 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 4AEB11A0EDE; Mon, 29 Mar 2021 10:17:09 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id BF968402F1; Mon, 29 Mar 2021 10:17:02 +0200 (CEST) From: Richard Zhu To: l.stach@pengutronix.de, andrew.smirnov@gmail.com, shawnguo@kernel.org, kw@linux.com, bhelgaas@google.com, stefan@agner.ch, lorenzo.pieralisi@arm.com Cc: linux-pci@vger.kernel.org, linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, Richard Zhu Subject: [PATCH v4 1/2] dt-bindings: imx6q-pcie: add one regulator used to power up pcie phy Date: Mon, 29 Mar 2021 16:03:12 +0800 Message-Id: <1617004993-29728-2-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1617004993-29728-1-git-send-email-hongxing.zhu@nxp.com> References: <1617004993-29728-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Both 1.8v and 3.3v power supplies can be used by i.MX8MQ PCIe PHY. In default, the PCIE_VPH voltage is suggested to be 1.8v refer to data sheet. When PCIE_VPH is supplied by 3.3v in the HW schematic design, the VREG_BYPASS bits of GPR registers should be cleared from default value 1b'1 to 1b'0. Thus, the internal 3v3 to 1v8 translator would be turned on. Signed-off-by: Richard Zhu --- Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt index de4b2baf91e8..d8971ab99274 100644 --- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt +++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt @@ -38,6 +38,9 @@ Optional properties: The regulator will be enabled when initializing the PCIe host and disabled either as part of the init process or when shutting down the host. +- vph-supply: Should specify the regulator in charge of VPH one of the three + PCIe PHY powers. This regulator can be supplied by both 1.8v and 3.3v voltage + supplies. Additional required properties for imx6sx-pcie: - clock names: Must include the following additional entries: -- 2.17.1