Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3443287pxf; Mon, 29 Mar 2021 02:17:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy7M4DZV+s7Mpmu7IIi0cLqeOiIUeI7L4xbZQir/fqLr639qulr+yb4zjcobT17NJCJ7YS0 X-Received: by 2002:a17:906:934c:: with SMTP id p12mr27320852ejw.131.1617009434080; Mon, 29 Mar 2021 02:17:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617009434; cv=none; d=google.com; s=arc-20160816; b=SKcC0IIMy1j0RPHnMkB3XRogd+5q6CdDKaewWLAAsChgaL1DvXdATJ/R2v8rKOe4fG 8+KpQG5Ya8gKRP8bZn3kTipRhGkVjN/iE2RdW3hEDULU0cCctiO8DEoTOL+ZdZeMMfcu h+H4mJVF5+G36oPuXEuo8PXelNP/eeicdTypZ8cOBkWMzMp1C96Ul5RNIMFufyOEk9C0 eLrpsEw7Z6Uq25AbdeiJOaEEKmdsFH7n5md/nzIihhGuXut2v7Ksgun2ZsXmgO/P6gRF UquUNiwvjUO59NTtHQrP2XP4p8yh/l6OWx7LstL1vY0SsO+oiBFPn3yXruSoiG50vyBd EiTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:organization :from:references:cc:to:subject:reply-to:dkim-signature; bh=MqLMYjRP5sUn4kkd6/8wAl+gfmgxYJ27Qb4zI0+idZw=; b=MLUv58Azow0hpZ9pkb3tNzaWNYhcK8zKGSUs96WH8aLiNlgBA+qsFu9zknrb4+lmOW zKUuwAS9QBfGREvjC5MUWJILNkF9x+1qKy867OclpNjwqsM3gdP4NlpzS6ei1CCHz+H2 CydOuhOdHXYBa5yGTTz85tpqkZkDnIzp6Uv3fmGD8y/Zgf44xZRvtDGi1c+Okq1vElBy 4aIBA+k3Xtf2G9YJlR9gNRCmCC4XQNhARSbRWC5amctDL2BKOhGCpodoMAT0RuTip770 sI6Oiz51GnuxZv/wzZ4+RZVFpNU5wAN3gWS09fX34JZGrl7dyMGnRBDezY7d1LIAwUkj 8TDw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@ideasonboard.com header.s=mail header.b=Ih4AtuQD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e1si12407186ejq.139.2021.03.29.02.16.51; Mon, 29 Mar 2021 02:17:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@ideasonboard.com header.s=mail header.b=Ih4AtuQD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235115AbhC2JP5 (ORCPT + 99 others); Mon, 29 Mar 2021 05:15:57 -0400 Received: from perceval.ideasonboard.com ([213.167.242.64]:44274 "EHLO perceval.ideasonboard.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233574AbhC2JPW (ORCPT ); Mon, 29 Mar 2021 05:15:22 -0400 Received: from [192.168.0.20] (cpc89244-aztw30-2-0-cust3082.18-1.cable.virginm.net [86.31.172.11]) by perceval.ideasonboard.com (Postfix) with ESMTPSA id 652B531A; Mon, 29 Mar 2021 11:15:20 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ideasonboard.com; s=mail; t=1617009320; bh=w+u8awEcUAIyaWz4n6/GWHf/biGVytR8CCbYVcJiWg4=; h=Reply-To:Subject:To:Cc:References:From:Date:In-Reply-To:From; b=Ih4AtuQDpXPwrh27FOawTDhUDEXkafBZT3R/gNhXrQ7VURJnDmvLskosmTiAByRtN 9zc0F/tgiYOX7w2aM8/wnaico8PEAJNOJf5N/lZah3UNL8LRZd71iaamFOifrhEHUy qfTP9vXEUMmrENPEXdYXjsMOZG70dOWPIRJf5v4I= Reply-To: kieran.bingham+renesas@ideasonboard.com Subject: Re: [PATCH v2] arm64: dts: renesas: falcon-cpu: Add GP LEDs To: Geert Uytterhoeven Cc: Linux-Renesas , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Linux Kernel Mailing List References: <20210322172013.1152121-1-kieran.bingham+renesas@ideasonboard.com> From: Kieran Bingham Organization: Ideas on Board Message-ID: Date: Mon, 29 Mar 2021 10:15:17 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-GB Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Geert, On 29/03/2021 09:30, Geert Uytterhoeven wrote: > Hi Kieran, > > On Mon, Mar 22, 2021 at 6:20 PM Kieran Bingham > wrote: >> Three general purpose LEDs are provided on the Falcon CPU board. >> >> Connect GP_LED1, GP_LED2, and GP_LED3 to the gpio-leds frameworks as >> indicator LEDs. >> >> These LEDs are arranged in a block of four LEDs on the board itself, but >> the fourth LED is as yet unidentified. >> >> Signed-off-by: Kieran Bingham > > Thanks for your patch (which does not apply against renesas-devel)! Oh, I'm sure I was based on renesas-devel/master when submitting that... I guess I need to rebase my branch again. > >> -- > > --- ;-) Yup - sorry ;-) > >> v2: >> - Move to r8a779a0-falcon-cpu.dtsi >> - Define the colour, and function. > >> --- a/arch/arm64/boot/dts/renesas/r8a779a0-falcon-cpu.dtsi >> +++ b/arch/arm64/boot/dts/renesas/r8a779a0-falcon-cpu.dtsi >> @@ -6,12 +6,37 @@ >> */ >> >> #include >> +#include >> + >> #include "r8a779a0.dtsi" >> >> / { >> model = "Renesas Falcon CPU board"; >> compatible = "renesas,falcon-cpu", "renesas,r8a779a0"; >> >> + leds { >> + compatible = "gpio-leds"; >> + >> + led1 { > > led-1? > > Documentation/devicetree/bindings/leds/leds-gpio.yaml says: > > # The first form is preferred, but fall back to just 'led' anywhere in the > # node name to at least catch some child nodes. > "(^led-[0-9a-f]$|led)": Aha so picky ;-) >> + gpios = <&gpio4 18 GPIO_ACTIVE_HIGH>; >> + color = ; >> + function = LED_FUNCTION_INDICATOR; >> + function-enumerator = <1>; >> + }; >> + led2 { >> + gpios = <&gpio4 19 GPIO_ACTIVE_HIGH>; >> + color = ; >> + function = LED_FUNCTION_INDICATOR; >> + function-enumerator = <2>; >> + }; >> + led3 { >> + gpios = <&gpio4 20 GPIO_ACTIVE_HIGH>; >> + color = ; >> + function = LED_FUNCTION_INDICATOR; >> + function-enumerator = <3>; >> + }; >> + }; >> + >> memory@48000000 { >> device_type = "memory"; >> /* first 128MB is reserved for secure area. */ > > Reviewed-by: Geert Uytterhoeven > i.e. will queue in renesas-devel for v5.13, with the above fixed. Thanks. For reference only, As previously discussed there is a fourth led in this block of LEDs arranged on the board. I can only confirm that it is not controllable by either GPIO4{17,21}. But I have not been able to locate what might be controlling it. So for now, it remains ignored. It might not be the safest to go flipping all of the GPIOs randomly on this board ;-) -- Kieran > > Gr{oetje,eeting}s, > > Geert >