Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3836374pxf; Mon, 29 Mar 2021 12:55:01 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwr9BneGDB6V54tZbQ3bUbJlt4oZV4xjaD8luIfpVNiyYYdXFyS4XIUoKuYtV8c1MmSiF8s X-Received: by 2002:a17:906:1985:: with SMTP id g5mr29697872ejd.285.1617047701468; Mon, 29 Mar 2021 12:55:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617047701; cv=none; d=google.com; s=arc-20160816; b=qKAG5aD/IRAlk2F1yk3Dw/211UjaiUbQB5+LgTYv+J9X3abx2GYA6aZrKwKiHWAJMF 2eZEb4fHt3EtU9TsmrqmoF4qd/0jjz83cALTLEDCc1ZATYgOZycuOK5ysSwb/pjmpeVZ iCgli784492WoJolU3K9LSyAu2A5H/dXNFjljB/bRElG2jfEsivAUiPwfh7ObWCtqYfl /iNgeBllWYCjTHGuh1PwqOKp1TF742KLgioi76ExsVKZ26Fwd6C1ZOL3i1lXNXanTI83 r1SvNbA+awOcOyCmF6ETo7tTXT17PGw0+qjbv4ICb/HvX3ljzkK+8Ui5CUsNeZwlE8rC iNOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dmarc-filter:sender:dkim-signature; bh=8QPQ7A4y9jySrbcGeh1018gAyYPHik4GWI6KwBvFwWU=; b=nRuYPgoDYX0syLhbBXGLNPIDWbtJEhhq96MzjTRjRRea25xXq+ywL73iruBkjZj3Bl y9ltVpgeiPXMzHZknrlb3NxaJB5SFGBWYfnpuYKojZRoEj01m4dbbMCUzyMbLzaLA+/H yKjrF+IB2xHzUKFlzcogzjTpqfRSJ8tbhdlvXxx7FAU+azoJJC3qOZYLDNJlW9I77c0n oYvfQ/r2lTiPSredgt9XtNFL2JZX10PN0iMVooleDyblY4zvSGLvTxPKWvD0rGkWx4Us yi9d3RFO56AeVZrWyYhByozYq17j1J835Pq6gS0JyBF8xDWxThwzzFxJolHU0oR3AUAt OqZw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=cI0G9brP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w25si14284272eju.430.2021.03.29.12.54.38; Mon, 29 Mar 2021 12:55:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=cI0G9brP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231815AbhC2Txp (ORCPT + 99 others); Mon, 29 Mar 2021 15:53:45 -0400 Received: from so254-9.mailgun.net ([198.61.254.9]:13377 "EHLO so254-9.mailgun.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231547AbhC2Tx0 (ORCPT ); Mon, 29 Mar 2021 15:53:26 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1617047606; h=References: In-Reply-To: Message-Id: Date: Subject: Cc: To: From: Sender; bh=8QPQ7A4y9jySrbcGeh1018gAyYPHik4GWI6KwBvFwWU=; b=cI0G9brPMNuXr777KI4l83nhR6GSmuRIlhEwLUph6iFIQDJyVqlP+vXGkM8gbRydhCeO/xoa SgJAmFh/SC5EpupIEDx78RBGYQzaGmjvOjs1BeYDrYk/mvahPxJBralJOhEL3KqkCWhR426E aEk51zC2JRFQXx4oA0BW+VMXv9A= X-Mailgun-Sending-Ip: 198.61.254.9 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n07.prod.us-east-1.postgun.com with SMTP id 6062302987ce1fbb56c27604 (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Mon, 29 Mar 2021 19:53:13 GMT Sender: bbhatt=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id 8C7BFC433CA; Mon, 29 Mar 2021 19:53:12 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=ALL_TRUSTED,BAYES_00,SPF_FAIL autolearn=no autolearn_force=no version=3.4.0 Received: from malabar-linux.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: bbhatt) by smtp.codeaurora.org (Postfix) with ESMTPSA id 45EBDC43461; Mon, 29 Mar 2021 19:53:11 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 45EBDC43461 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=fail smtp.mailfrom=bbhatt@codeaurora.org From: Bhaumik Bhatt To: manivannan.sadhasivam@linaro.org Cc: linux-arm-msm@vger.kernel.org, hemantk@codeaurora.org, jhugo@codeaurora.org, linux-kernel@vger.kernel.org, carl.yin@quectel.com, naveen.kumar@quectel.com, loic.poulain@linaro.org, Bhaumik Bhatt Subject: [PATCH v5 2/2] bus: mhi: core: Move to polling method to wait for MHI ready Date: Mon, 29 Mar 2021 12:53:03 -0700 Message-Id: <1617047583-12104-3-git-send-email-bbhatt@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1617047583-12104-1-git-send-email-bbhatt@codeaurora.org> References: <1617047583-12104-1-git-send-email-bbhatt@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In certain devices, it is likely that there is no incoming MHI interrupt for a transition to MHI READY state. One such example is the move from Pass Through to an SBL or AMSS execution environment. In order to facilitate faster bootup times as there is no need to wait until timeout_ms completes, MHI host can poll every 25 milliseconds to check if device has entered MHI READY until a maximum timeout of twice the timeout_ms is reached. Signed-off-by: Bhaumik Bhatt --- drivers/bus/mhi/core/pm.c | 32 +++++++++++++++----------------- 1 file changed, 15 insertions(+), 17 deletions(-) diff --git a/drivers/bus/mhi/core/pm.c b/drivers/bus/mhi/core/pm.c index 681960c..dcc7fe0 100644 --- a/drivers/bus/mhi/core/pm.c +++ b/drivers/bus/mhi/core/pm.c @@ -153,34 +153,32 @@ static void mhi_toggle_dev_wake(struct mhi_controller *mhi_cntrl) /* Handle device ready state transition */ int mhi_ready_state_transition(struct mhi_controller *mhi_cntrl) { - void __iomem *base = mhi_cntrl->regs; struct mhi_event *mhi_event; enum mhi_pm_state cur_state; struct device *dev = &mhi_cntrl->mhi_dev->dev; - u32 reset = 1, ready = 0; + u32 interval_us = 25000; /* poll register field every 25 milliseconds */ int ret, i; - /* Wait for RESET to be cleared and READY bit to be set by the device */ - wait_event_timeout(mhi_cntrl->state_event, - MHI_PM_IN_FATAL_STATE(mhi_cntrl->pm_state) || - mhi_read_reg_field(mhi_cntrl, base, MHICTRL, - MHICTRL_RESET_MASK, - MHICTRL_RESET_SHIFT, &reset) || - mhi_read_reg_field(mhi_cntrl, base, MHISTATUS, - MHISTATUS_READY_MASK, - MHISTATUS_READY_SHIFT, &ready) || - (!reset && ready), - msecs_to_jiffies(mhi_cntrl->timeout_ms)); - /* Check if device entered error state */ if (MHI_PM_IN_FATAL_STATE(mhi_cntrl->pm_state)) { dev_err(dev, "Device link is not accessible\n"); return -EIO; } - /* Timeout if device did not transition to ready state */ - if (reset || !ready) { - dev_err(dev, "Device Ready timeout\n"); + /* Wait for RESET to be cleared and READY bit to be set by the device */ + ret = mhi_poll_reg_field(mhi_cntrl, mhi_cntrl->regs, MHICTRL, + MHICTRL_RESET_MASK, MHICTRL_RESET_SHIFT, 0, + interval_us); + if (ret) { + dev_err(dev, "Device failed to clear MHI Reset\n"); + return -ETIMEDOUT; + } + + ret = mhi_poll_reg_field(mhi_cntrl, mhi_cntrl->regs, MHISTATUS, + MHISTATUS_READY_MASK, MHISTATUS_READY_SHIFT, 1, + interval_us); + if (ret) { + dev_err(dev, "Device failed to enter MHI Ready\n"); return -ETIMEDOUT; } -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project