Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4056201pxf; Mon, 29 Mar 2021 20:22:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxZM8bl+XzYcEtPqE4yBzFWyq1kQDDWBxJYhrbmObmDiquwhLE1Ms/5296M3ZRBSLTM/slg X-Received: by 2002:a17:906:dd6:: with SMTP id p22mr32238745eji.111.1617074533871; Mon, 29 Mar 2021 20:22:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617074533; cv=none; d=google.com; s=arc-20160816; b=RZpufZm/jL5fuxjhfrPWQSZ5o+dhNR7W6vl3wwVlo0lbc6ULUKhiqQLUVE0SzwIBTr zTC92UWPFVHp9dXGfRpwmmIvSMlpAiedD8mGQDqp7g/C/sWjgofxtw8H8G95fRrNspD0 oRLNQ5wRb7p1dONhnT0OKVldlJ+kZWtTGblEbCGhAhQlM4CzZZlnlRHjNFUxHoPEq4SH 4+efEq7LVD+KlXyXmpar8PVzQP2fSgBvPJcKInYam2X+feBj4jFU6TriPUbLOzZv7lp0 Ehz1G5kmeCH1xeZV4oyLDrYgmjo6Sv5mxC7hjGLO0s65+oUbWiJb/zRuMf2e1xop6wsp nm5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=TAesC82heZOjpriTul5BIoC4uCKKtsGwVa+5i7nX7cA=; b=vx0xfpRw4Sn/0b3Vu6EDBnHeBItJkiUqXqyOQ4a04TEGE0acyzmMVzbqlcZAfsdxoa mtZxu9PoxkooJrxgkqmEC+H44VtLTKSRQxF5SuYPZRyCNXcM8BzI1K//NHxkzhT8eH62 rj4tQHwMQ1NJh2j6TZbP9o7euO+8NqEqARG6KhqIHWcGsBDhRusV4ofihRqc99Au0t8T vaMmbsLVHFGx5RkfaVPtXMybS9w8jfhKI6Srg5147qcn515Q8vPqvP+NLQ7c+cTa4u3d lNs9wHTBFfad4XK/5QIG2gMa6pj84H1Ij2QgP+Ad72D+e8aENuQPWWXG+iXO9jaEwErC RWgg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@ideasonboard.com header.s=mail header.b=X1cIigPh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id yd6si14606302ejb.302.2021.03.29.20.21.51; Mon, 29 Mar 2021 20:22:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@ideasonboard.com header.s=mail header.b=X1cIigPh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230493AbhC3DUa (ORCPT + 99 others); Mon, 29 Mar 2021 23:20:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42004 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229842AbhC3DUP (ORCPT ); Mon, 29 Mar 2021 23:20:15 -0400 Received: from perceval.ideasonboard.com (perceval.ideasonboard.com [IPv6:2001:4b98:dc2:55:216:3eff:fef7:d647]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 96721C061762; Mon, 29 Mar 2021 20:20:15 -0700 (PDT) Received: from pendragon.ideasonboard.com (62-78-145-57.bb.dnainternet.fi [62.78.145.57]) by perceval.ideasonboard.com (Postfix) with ESMTPSA id 61137292; Tue, 30 Mar 2021 05:20:12 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ideasonboard.com; s=mail; t=1617074412; bh=0NCp+oS2yKHTWjY6V/e8YEJ2x/cpePCidqcLVOSx/Ug=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=X1cIigPh06lUcidHJUmLtkjbiPA3sgVfOJIsKTGjPeVnum59B5AGGaHhOEKGZ1hjX 2r0IwKTffjqKZv695+SZwMqd4a/1lAzurdBWno5ODxg1DOUhIIpcoBf5hovxv1y6gG nApwpOspq0zFAYQkJLdymwm+g1WqxUGUJnK4u/Z8= Date: Tue, 30 Mar 2021 06:19:28 +0300 From: Laurent Pinchart To: Doug Anderson Cc: Andrzej Hajda , Neil Armstrong , Jonas Karlman , Jernej Skrabec , Sam Ravnborg , Stephen Boyd , linux-arm-msm , Rob Clark , Daniel Vetter , David Airlie , dri-devel , LKML Subject: Re: [PATCH 3/3] drm/bridge: ti-sn65dsi86: Properly get the EDID, but only if refclk Message-ID: References: <20210304155144.1.Ic9c04f960190faad5290738b2a35d73661862735@changeid> <20210304155144.3.I60a7fb23ce4589006bc95c64ab8d15c74b876e68@changeid> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Doug, On Mon, Mar 29, 2021 at 07:57:05PM -0700, Doug Anderson wrote: > On Tue, Mar 16, 2021 at 5:44 PM Doug Anderson wrote: > > On Tue, Mar 16, 2021 at 2:46 PM Laurent Pinchart wrote: > > > On Mon, Mar 15, 2021 at 09:25:37AM -0700, Doug Anderson wrote: > > > > On Sat, Mar 13, 2021 at 1:17 PM Laurent Pinchart wrote: > > > > > On Thu, Mar 04, 2021 at 03:52:01PM -0800, Douglas Anderson wrote: > > > > > > In commit 58074b08c04a ("drm/bridge: ti-sn65dsi86: Read EDID blob over > > > > > > DDC") we attempted to make the ti-sn65dsi86 bridge properly read the > > > > > > EDID from the panel. That commit kinda worked but it had some serious > > > > > > problems. > > > > > > > > > > > > The problems all stem from the fact that userspace wants to be able to > > > > > > read the EDID before it explicitly enables the panel. For eDP panels, > > > > > > though, we don't actually power the panel up until the pre-enable > > > > > > stage and the pre-enable call happens right before the enable call > > > > > > with no way to interject in-between. For eDP panels, you can't read > > > > > > the EDID until you power the panel. The result was that > > > > > > ti_sn_bridge_connector_get_modes() was always failing to read the EDID > > > > > > (falling back to what drm_panel_get_modes() returned) until _after_ > > > > > > the EDID was needed. > > > > > > > > > > > > To make it concrete, on my system I saw this happen: > > > > > > 1. We'd attach the bridge. > > > > > > 2. Userspace would ask for the EDID (several times). We'd try but fail > > > > > > to read the EDID over and over again and fall back to the hardcoded > > > > > > modes. > > > > > > 3. Userspace would decide on a mode based only on the hardcoded modes. > > > > > > 4. Userspace would ask to turn the panel on. > > > > > > 5. Userspace would (eventually) check the modes again (in Chrome OS > > > > > > this happens on the handoff from the boot splash screen to the > > > > > > browser). Now we'd read them properly and, if they were different, > > > > > > userspace would request to change the mode. > > > > > > > > > > > > The fact that userspace would always end up using the hardcoded modes > > > > > > at first significantly decreases the benefit of the EDID > > > > > > reading. Also: if the modes were even a tiny bit different we'd end up > > > > > > doing a wasteful modeset and at boot. > > > > > > > > > > s/and at/at/ ? > > > > > > > > Sure, I can correct if/when I respin or it can be corrected when landed. > > > > > > > > > > diff --git a/drivers/gpu/drm/bridge/ti-sn65dsi86.c b/drivers/gpu/drm/bridge/ti-sn65dsi86.c > > > > > > index 491c9c4f32d1..af3fb4657af6 100644 > > > > > > --- a/drivers/gpu/drm/bridge/ti-sn65dsi86.c > > > > > > +++ b/drivers/gpu/drm/bridge/ti-sn65dsi86.c > > > > > > @@ -16,6 +16,7 @@ > > > > > > #include > > > > > > #include > > > > > > #include > > > > > > +#include > > > > > > > > > > > > #include > > > > > > > > > > > > @@ -130,6 +131,12 @@ > > > > > > * @ln_assign: Value to program to the LN_ASSIGN register. > > > > > > * @ln_polrs: Value for the 4-bit LN_POLRS field of SN_ENH_FRAME_REG. > > > > > > * > > > > > > + * @pre_enabled_early: If true we did an early pre_enable at attach. > > > > > > + * @pre_enable_timeout_work: Delayed work to undo the pre_enable from attach > > > > > > + * if a normal pre_enable never came. > > > > > > > > > > Could we simplify this by using the runtime PM autosuspend feature ? The > > > > > configuration of the bridge would be moved from pre_enable to the PM > > > > > runtime resume handler, the clk_disable_unprepare() call moved from > > > > > post_disable to the runtime suspend handler, and the work queue replaced > > > > > by usage of pm_runtime_put_autosuspend(). > > > > > > > > It's an interesting idea but I don't think I can make it work, at > > > > least not in a generic enough way. Specifically we can also use this > > > > bridge chip as a generic GPIO provider in Linux. When someone asks us > > > > to read a GPIO then we have to power the bridge on > > > > (pm_runtime_get_sync()) and when someone asks us to configure a GPIO > > > > as an output then we actually leave the bridge powered until they stop > > > > requesting it as an output. At the moment the only user of this > > > > functionality (that I know of) is for the HPD pin on trogdor boards > > > > (long story about why we don't use the dedicated HPD) but the API > > > > supports using these GPIOs for anything and I've tested that it works. > > > > It wouldn't be great to have to keep the panel on in order to access > > > > the GPIOs. > > > > > > The issue you're trying to fix doesn't seem specific to this bridge, so > > > handling it in the bridge driver bothers me :-S Is there any way we > > > could handle this in the DRM core ? I don't want to see similar > > > implementations duplicated in all HDMI/DP bridges. > > > > Yes, it is true that this problem could affect other drivers. ...and > > in full disclosure I think there are other similar workarounds already > > present. I haven't personally worked on those chips, but in > > ps8640_bridge_get_edid() there is a somewhat similar workaround to > > chain a pre-enable (though maybe it's not quite as optimized?). I'm > > told that maybe something had to be handled for anx7625 (in > > anx7625_get_edid()?) but that definitely doesn't look at all like it's > > doing a pre-enable, so maybe things for that bridge just work > > differently. > > > > One thing that makes me hesitant about trying to moving this to the > > core is that even in sn65dsi86 there is a case where it won't work. As > > I mentioned in the patch I'm not aware of anyone using it in > > production, but if someone was using the MIPI clock as input to the > > bridge chip instead of a fixed "refclk" then trying to get the EDID > > after just "pre-enable" falls over. Said another way: I can say that > > with this particular bridge chip, if you're using a fixed refclk, you > > can read the EDID after the pre-enable. I don't know if that's always > > true with all other bridge chips. > > > > So I guess in summary: I think I could put my code in the core, but I > > don't _think_ I can just make it automatically enabled. > > > > * In sn65dsi I'd have to only enable it if we have a fixed refclk. > > > > * Maybe in ps8640 I could just always enable it and replace the > > existing code? I'd have to find someone to test. > > > > * In anx7625 things look totally different. > > > > Can you give me any advice on how you'd like me to proceed? > > OK, I've got something that maybe looks better. You can tell me what > you think [1]. I did manage to use PM Runtime to avoid some of the > complexity and I put that usage in simple-panel. We'll see if I get > yelled at for adding more to simple-panel. ;-P > > [1] https://lore.kernel.org/dri-devel/20210330025345.3980086-1-dianders@chromium.org/ Nice :-) I'm unfortunately afraid I'm quite busy these days. Could you ping me in a few weeks if I haven't reviewed the series ? -- Regards, Laurent Pinchart