Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4080045pxf; Mon, 29 Mar 2021 21:18:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzHyNY3+WAv7UriSZjDAxL3ChjbPlwc0cDO7FRiM6Su7+OqoEtTY24Zep393KQAaWXtAwCa X-Received: by 2002:a17:907:9862:: with SMTP id ko2mr30694965ejc.222.1617077929106; Mon, 29 Mar 2021 21:18:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617077929; cv=none; d=google.com; s=arc-20160816; b=BT1NMACysVEk+j28zuhLbiK3YVgs4MePmo7fp+JO9SHBsQn9ixWGzGA0NHrPx9LM4L 5g94rmfHB6mM8YuRQ64gvZVCJSiZMH9+/JbBRY6w4yeTVNCCB38hpjIkgASho8OWawR8 tRXyL842kqfLNvKn50w+E2y0Z7/3ValKlanwG1bRuqHe8BYi9z4rVVp6bknW5xGaA6de LyL9oUSUArhT723baF5VM5WULvCYkDgtVHjMyvqtRTGei3U3z6xeaXA9/oKL38yyG+E1 wlyc9vcD472OAEWKpHZBvLKQCza38fG2qbqjzJNpeeuyKBpnJ7FMr3QWFmIGOwE6PQJ6 zQAQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:to:from:cc:in-reply-to:subject:date:dkim-signature; bh=OcWd55xebTB24sreroD1qZpawyCTv8UZHAXK2ERvy9s=; b=knjsGd3Y8ztVQqX3Q4N5y2y/ER6D+SyiyrRqn5CSYaZzoz03BXFwIsdPie2ZD8upV1 7ehGfLQrDvXm2n+CFTR2Brpi8ANmXk6teey6oMVppUxOE2xzFAvF9wfTumEttKgxeJxr utaLolT/v1qV7HdttKyDeEBfFBj8ReCD2O34BsPN9KtS6JyS2qc+SIFB4VU+kBT6tROp +Q/HZAjkb4BpGBebLXvI62Eqsa7uWRVRdoAqwzpv5/lZHufAQ1zYEiywmsMJAQcaBCx7 qLpPtwQ3orwKtLp5r+7HsiNl2kQxSerVpVeZAxnlMH9q4iwEUsiVBcqY0DGtHThMoLip pU8Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@dabbelt-com.20150623.gappssmtp.com header.s=20150623 header.b="p0/I8Ntb"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y13si726137edw.445.2021.03.29.21.18.25; Mon, 29 Mar 2021 21:18:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@dabbelt-com.20150623.gappssmtp.com header.s=20150623 header.b="p0/I8Ntb"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229630AbhC3ERK (ORCPT + 99 others); Tue, 30 Mar 2021 00:17:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54196 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229465AbhC3ERJ (ORCPT ); Tue, 30 Mar 2021 00:17:09 -0400 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 61351C061762 for ; Mon, 29 Mar 2021 21:17:09 -0700 (PDT) Received: by mail-pj1-x1036.google.com with SMTP id bt4so7057527pjb.5 for ; Mon, 29 Mar 2021 21:17:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=dabbelt-com.20150623.gappssmtp.com; s=20150623; h=date:subject:in-reply-to:cc:from:to:message-id:mime-version :content-transfer-encoding; bh=OcWd55xebTB24sreroD1qZpawyCTv8UZHAXK2ERvy9s=; b=p0/I8NtbVXDYOy0fZXab6O6OcOeyt+XL9Tiexg8Xl9B7lZsk+TS25ANjTmI3whnBoO R+H3Nai5/XFBJqm/2aeGprfAWQFvqG7SEZmplaOuvLT/8+jLT5NOd0JRfYJ/GR82qRjt RGyghFpbcvu5ww73BMBf2epVAuPPWuahAjzVrdmsYzy5v7YzjYQDF8Trj8a/fnVqAA+M ncqYQZWA1431ey+T8xOZbByurfUzeGd5E/L2S+98JHO91zaT5w9yaLbCqLibCFk2P9AR 055yixsDsO5M2JXengGxYICdP9t4yZfO3S7/Mes5DLmNU6MzOLbBKcseXFGvYUv8dPqC 1HQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:subject:in-reply-to:cc:from:to:message-id :mime-version:content-transfer-encoding; bh=OcWd55xebTB24sreroD1qZpawyCTv8UZHAXK2ERvy9s=; b=cdOsrPVU+bnu48r94GwyGox4if1h20904XmdfI+cHNTZL1zPIewBXcWu3jnKYmzhBm 5ypblKxNnFVQd/S3+2NBkvtu6k7DbpveMwbYmU/l4/blvBC3xyvq9RSSYx0tviKFtand BOR53Hl7kipAD6H9h1pxhAp+srTSh+WD6yKZj9s1is+IAOg6yGAO2SlCvew7Kt0zJf2w eyrdT/o8NVu5QPyqVaek4gwuA3+Oqo1FAkNDLWifTNqeQH8/D1w0Pq3nqe5orOYmnwx1 WqstG7CFoXiaY3470RkjdS8qkaVdvC0Un2aPubZbh1KYn3sjTCuUUCcGS5WNCu6o/aQ0 a/0A== X-Gm-Message-State: AOAM532M9B0f+RW0BZ1qgaFIK+q68Au/yxuzR4rvDbCM0ryRK+KqaphA V2FF/8ObUE3ZGV7VcTR63QjhdVe5khnyNA== X-Received: by 2002:a17:90a:fe93:: with SMTP id co19mr2395712pjb.142.1617077828352; Mon, 29 Mar 2021 21:17:08 -0700 (PDT) Received: from localhost (76-210-143-223.lightspeed.sntcca.sbcglobal.net. [76.210.143.223]) by smtp.gmail.com with ESMTPSA id 143sm19281326pfx.144.2021.03.29.21.17.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Mar 2021 21:17:07 -0700 (PDT) Date: Mon, 29 Mar 2021 21:17:07 -0700 (PDT) X-Google-Original-Date: Mon, 29 Mar 2021 21:07:16 PDT (-0700) Subject: Re: [PATCH v4 0/5] Add Microchip PolarFire Soc Support In-Reply-To: <20210303200253.1827553-1-atish.patra@wdc.com> CC: linux-kernel@vger.kernel.org, Atish Patra , aou@eecs.berkeley.edu, Alistair Francis , Anup Patel , bjorn@kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, Paul Walmsley , robh+dt@kernel.org, Conor.Dooley@microchip.com, daire.mcnamara@microchip.com, Ivan.Griffin@microchip.com, Lewis.Hanly@microchip.com From: Palmer Dabbelt To: Atish Patra Message-ID: Mime-Version: 1.0 (MHng) Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 03 Mar 2021 12:02:48 PST (-0800), Atish Patra wrote: > This series adds minimal support for Microchip Polar Fire Soc Icicle kit. > It is rebased on v5.12-rc1 and depends on clock support. > Only MMC and ethernet drivers are enabled via this series. > The idea here is to add the foundational patches so that other drivers > can be added to on top of this. The device tree may change based on > feedback on bindings of individual driver support patches. > > This series has been tested on Qemu and Polar Fire Soc Icicle kit. > It depends on the updated clock-series[2] and macb fix[3]. > The series is also tested by Lewis from Microchip. > > The series can also be found at. > https://github.com/atishp04/linux/tree/polarfire_support_upstream_v4 > > [1] https://lists.nongnu.org/archive/html/qemu-devel/2020-10/msg08582.html > [2] https://www.spinics.net/lists/linux-clk/msg54579.html > > Changes from v3->v4: > 1. Fixed few DT specific issues. > 2. Rebased on top of new clock driver. > 3. SD card functionality is verified. > > Changes from v2->v3: > 1. Fixed a typo in dt binding. > 2. Included MAINTAINERS entry for PolarFire SoC. > 3. Improved the dts file by using lowercase clock names and keeping phy > details in board specific dts file. > > Changes from v1->v2: > 1. Modified the DT to match the device tree in U-Boot. > 2. Added both eMMC & SDcard entries in DT. However, SD card is only enabled > as it allows larger storage option for linux distros. > > Atish Patra (4): > RISC-V: Add Microchip PolarFire SoC kconfig option > dt-bindings: riscv: microchip: Add YAML documentation for the > PolarFire SoC > RISC-V: Initial DTS for Microchip ICICLE board > RISC-V: Enable Microchip PolarFire ICICLE SoC > > Conor Dooley (1): > MAINTAINERS: add microchip polarfire soc support > > .../devicetree/bindings/riscv/microchip.yaml | 27 ++ > MAINTAINERS | 8 + > arch/riscv/Kconfig.socs | 7 + > arch/riscv/boot/dts/Makefile | 1 + > arch/riscv/boot/dts/microchip/Makefile | 2 + > .../microchip/microchip-mpfs-icicle-kit.dts | 72 ++++ > .../boot/dts/microchip/microchip-mpfs.dtsi | 329 ++++++++++++++++++ > arch/riscv/configs/defconfig | 4 + > 8 files changed, 450 insertions(+) > create mode 100644 Documentation/devicetree/bindings/riscv/microchip.yaml > create mode 100644 arch/riscv/boot/dts/microchip/Makefile > create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts > create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi I had this left in my inbox waiting for either some reviews to come in or a v2, but I don't see any. Did I miss something?