Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4193473pxf; Tue, 30 Mar 2021 01:24:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJycbrIWudBKAY6LdM6/Qv/FF0wFX0r1vvPGJFlWci55g+HlBhIf4QIYkUvONC/K57x8qn+G X-Received: by 2002:a17:907:33cd:: with SMTP id zk13mr32167002ejb.224.1617092650068; Tue, 30 Mar 2021 01:24:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617092650; cv=none; d=google.com; s=arc-20160816; b=pnGuTUkQk9dp/xSNeScWH1yGhFBdCmgVxhwujmwq7I3nJO+dkJu+A+R2xK7Eq9AjKU yoQC+1KaFLkbC+dzBYQGzBC6y6pWdPI8Auh7H2LMcpaKoeALYl6iHORk+/8xhoiaZneG XFCj9DYXo2A1m8OLP6C5/9f3T5uBYcmiV33Q04tleINRvfUH+vv1Qnd5xpK1wCLjXlwi oWgWI5lvTzQTyylXZUkHhA7pyIC+NEmGFy5pyu/mzI84JH1mAnoQBsZrwiFo144vBmYb 5WTG+rE42tro/zNqgP3fmAxNpPVSWU0jjOxxRSQIoJtrEJ0XHAPh2ixL5gG1u+/uecD8 tOnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=WM+/jWT70EfiZXeckJV3U32SclRZjgQxB23QWMWWR+s=; b=XIn+V7j+pirPIju88xR03OaHu2j7IHuwhy2zoEorywcIMc4UJ8j0fp22kZdj05jPe4 FWP4l81tBHMW4P/boITmi/VaEgdMAJ3hZ4vf8u1VeshQA3cbCN53MpuYnuUY8eIdNyF9 pOoOU/HhiXI0gX9hU6hOz4gXR1QPWk5tfhEj6QSvy8UtHzQVmUsGST5lzws4GE+ojBhW PG8BfoB70AON70aLzYBprT7OF0g+ZTj9jud99nLGzfjXFDlDI7oAqvDHd/SK/SsBMZQv psSCWRm4dWN1vfZeYtb2ahEPtYIIX13HT+RKO24LYMeA6znbaVZhHAABW4E8ouKRVHue q83w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v10si14638195ejq.299.2021.03.30.01.23.47; Tue, 30 Mar 2021 01:24:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231468AbhC3IWs (ORCPT + 99 others); Tue, 30 Mar 2021 04:22:48 -0400 Received: from inva021.nxp.com ([92.121.34.21]:39910 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231194AbhC3IW1 (ORCPT ); Tue, 30 Mar 2021 04:22:27 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 0C827202FF2; Tue, 30 Mar 2021 10:22:26 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id E8126202FF8; Tue, 30 Mar 2021 10:22:20 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id B308E402B0; Tue, 30 Mar 2021 10:22:14 +0200 (CEST) From: Richard Zhu To: l.stach@pengutronix.de, andrew.smirnov@gmail.com, shawnguo@kernel.org, kw@linux.com, bhelgaas@google.com, stefan@agner.ch, lorenzo.pieralisi@arm.com Cc: linux-pci@vger.kernel.org, linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, Richard Zhu Subject: [RESEND v4 1/2] dt-bindings: imx6q-pcie: add one regulator used to power up pcie phy Date: Tue, 30 Mar 2021 16:08:20 +0800 Message-Id: <1617091701-6444-2-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1617091701-6444-1-git-send-email-hongxing.zhu@nxp.com> References: <1617091701-6444-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Both 1.8v and 3.3v power supplies can be used by i.MX8MQ PCIe PHY. In default, the PCIE_VPH voltage is suggested to be 1.8v refer to data sheet. When PCIE_VPH is supplied by 3.3v in the HW schematic design, the VREG_BYPASS bits of GPR registers should be cleared from default value 1b'1 to 1b'0. Thus, the internal 3v3 to 1v8 translator would be turned on. Signed-off-by: Richard Zhu Reviewed-by: Lucas Stach --- Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt index de4b2baf91e8..d8971ab99274 100644 --- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt +++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.txt @@ -38,6 +38,9 @@ Optional properties: The regulator will be enabled when initializing the PCIe host and disabled either as part of the init process or when shutting down the host. +- vph-supply: Should specify the regulator in charge of VPH one of the three + PCIe PHY powers. This regulator can be supplied by both 1.8v and 3.3v voltage + supplies. Additional required properties for imx6sx-pcie: - clock names: Must include the following additional entries: -- 2.17.1