Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4557516pxf; Tue, 30 Mar 2021 10:36:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzXwRy7Iy9TaqavC2HEWsMY8xy4NNZQHgyZC/IOegnK+mbux44xf7k0AvVD5sUOBvXVgIYi X-Received: by 2002:a05:6402:30bb:: with SMTP id df27mr17531992edb.147.1617125760631; Tue, 30 Mar 2021 10:36:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617125760; cv=none; d=google.com; s=arc-20160816; b=cUb9R3vG/x/9FC9MUac1H8guhDnwUl8PdjYruVGaN3HpigIcrQYI70Uxz8VnDxUPw9 0+ttAkUzQ4d5DQLZksz6Xh/XBLWtSPJOHvqjCqs4oOBRdQCiikP0cn3MlB+cX6Ip6wbM HBod7zeFXm9vSGC03+YNl4Mq03KXkrICUGhFftx11utX8QX1T/71+kUE+b2h7ALCP6Zo UiMkQnP9zLUyMyGWMTSXBvKTTBRCWY0R0kouuTPEa4we1r8dIGGNF1zswQ9UDLKq63Qe alTaVsvWgOuFwBuEveJ9E0prmWniEWHkwUQqXYqCvZpSieeBTiCbMz+59Bcs7ehyA29H pFRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=bOoAsGAFt4jk/rid5QKQyQcMiWPMKnzEbnCMJ1Uie3U=; b=svMW+wX/v4zxyu+LDPYZzcooBvEJIIrKBzc2wqBYgocZ+1HUDAjXgmbpoIDKblOibr SSVId5YPOBRdfV5zdLecy+04USNxfkLq33mQOCn58K65Qz2EWuD/nIDdvsVltDSwGihK fOuvm5kJZTXh7QUFtn9JS9uMrY9xSozZQofbCPxweGyBbVGmBQaNhRkF5fnf841nmXnb 5iisN1s40guN6HQIP2KNhg/+yt2BMlpQcVVzazKPPGKk3OBLJIdssrWrNJ9b34pab1dk 0WktfXscI8qzpAPp3kiPg2V/1v+HcizWQACYD9mhDqbh5JESmpbSGcac2FCE2Q+pTO0C Sk7w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=D7owOXb0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id rn17si17187714ejb.183.2021.03.30.10.35.37; Tue, 30 Mar 2021 10:36:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=D7owOXb0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232388AbhC3Rel (ORCPT + 99 others); Tue, 30 Mar 2021 13:34:41 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:53056 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232298AbhC3Re2 (ORCPT ); Tue, 30 Mar 2021 13:34:28 -0400 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 12UHY27G080685; Tue, 30 Mar 2021 12:34:02 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1617125642; bh=bOoAsGAFt4jk/rid5QKQyQcMiWPMKnzEbnCMJ1Uie3U=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=D7owOXb0KpBrZ0eP/FWeqeYbhDTzvBtSCRPY843Hx9WWHBn4R8/NOUb3c+Avs/l7G 7fUsk5Dm1zKqkOG53TNWrhCjXMgcCgX9DL7h2n1MxdSwaPM8HnMdc1x1s3cblH8TMt 5QkPe4UF5tnKanDaEwjCKgDMVFfqqE/KI7k4XByQ= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 12UHY229024850 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 30 Mar 2021 12:34:02 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Tue, 30 Mar 2021 12:34:02 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Tue, 30 Mar 2021 12:34:01 -0500 Received: from pratyush-OptiPlex-790.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 12UHXmgi125244; Tue, 30 Mar 2021 12:33:56 -0500 From: Pratyush Yadav To: Mauro Carvalho Chehab , Rob Herring , Kishon Vijay Abraham I , Vinod Koul , Peter Ujfalusi , Maxime Ripard , Benoit Parrot , Hans Verkuil , Alexandre Courbot , Laurent Pinchart , Stanimir Varbanov , Helen Koike , Michael Tretter , Peter Chen , Chunfeng Yun , , , , , CC: Pratyush Yadav , Vignesh Raghavendra , Tomi Valkeinen Subject: [PATCH 01/16] phy: Distinguish between Rx and Tx for MIPI D-PHY with submodes Date: Tue, 30 Mar 2021 23:03:33 +0530 Message-ID: <20210330173348.30135-2-p.yadav@ti.com> X-Mailer: git-send-email 2.30.0 In-Reply-To: <20210330173348.30135-1-p.yadav@ti.com> References: <20210330173348.30135-1-p.yadav@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Paul Kocialkowski As some D-PHY controllers support both Rx and Tx mode, we need a way for users to explicitly request one or the other. For instance, Rx mode can be used along with MIPI CSI-2 while Tx mode can be used with MIPI DSI. Introduce new MIPI D-PHY PHY submodes to use with PHY_MODE_MIPI_DPHY. The default (zero value) is kept to Tx so only the rkisp1 driver, which uses D-PHY in Rx mode, needs to be adapted. Signed-off-by: Paul Kocialkowski Signed-off-by: Pratyush Yadav --- include/linux/phy/phy-mipi-dphy.h | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/include/linux/phy/phy-mipi-dphy.h b/include/linux/phy/phy-mipi-dphy.h index a877ffee845d..0f57ef46a8b5 100644 --- a/include/linux/phy/phy-mipi-dphy.h +++ b/include/linux/phy/phy-mipi-dphy.h @@ -6,6 +6,19 @@ #ifndef __PHY_MIPI_DPHY_H_ #define __PHY_MIPI_DPHY_H_ +/** + * enum phy_mipi_dphy_submode - MIPI D-PHY sub-mode + * + * A MIPI D-PHY can be used to transmit or receive data. + * Since some controllers can support both, the direction to enable is specified + * with the PHY sub-mode. Transmit is assumed by default with phy_set_mode. + */ + +enum phy_mipi_dphy_submode { + PHY_MIPI_DPHY_SUBMODE_TX = 0, + PHY_MIPI_DPHY_SUBMODE_RX, +}; + /** * struct phy_configure_opts_mipi_dphy - MIPI D-PHY configuration set * -- 2.30.0