Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp224434pxf; Wed, 31 Mar 2021 01:31:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxgToLVc73IpBhFPZagzvaU34o/GcTkBl+pcpzSuWkcPUsJXpaqQkPUO+HHSCGjVUIcOGQR X-Received: by 2002:a17:906:2cd1:: with SMTP id r17mr2240698ejr.429.1617179468917; Wed, 31 Mar 2021 01:31:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617179468; cv=none; d=google.com; s=arc-20160816; b=Ih1gRZJy3T/mdp6b0ufpgB9cl5Fd9hxuxjNsbtty0obSFWpoNnJpUsoj0DYIUHEFHT R5eiYzkia8a2ljK4lJovF5Fpr0P8RzkKSg5uKQsNP1S7RHqZ51leWDRro+gB+bg/F/a4 nyOineYm7hYecC5EGkmWzBj8ecg2sx3O/i8o2MF2/3ad+HjL5ny6Dw0Aw9aUGvhs0pU7 PLbZcIcSLo5Zxj2Q29kc4LsEjgXJ9SF0iT302QqG23uOZcXwnGIJ8Md3mcC8QkMIJ3+e w3aEV4KrIfrE4znwdqVnrUAr6bkYzOpiA9uSL8x5epqlPzeXPowDk7mPJlzpXsBYRuQJ +H4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=F5NUtjS6dxfsjXtQ30HdpWBe6Y3/aPDV1SqF5ADpjiM=; b=f7KoNRyColnv9reac6yF6gjWPeYlmqX44EnV6D6GIv+Do0HrvhOLz/QWmd3B2PEG9G uutPBKCxredL0YQdA9M75xIGveNVP9skRezMCK/TMwIJRDCN3yi2DEtauy7f4zzHgC8O 7yVaaS9liNeXojnlW00H6RK4RpJuqufsydLAOUit/ginoz6JL9K/DPKTWkt+vcqTIzun lIu0vBbtB0HC+FcsRAHbj+yZzlnOuylqy1zC6wCIULW95ucGn5MLFwRprPPF5Fjt3JC6 AUd8XrSUl+SfJsD+FeEVNc7Z6X5dOax1NNpsROD0lX77+rF21qRMEvwDV6OU25g7O2kM cQlA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b="ny/yYl4F"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f1si1116163ejh.95.2021.03.31.01.30.45; Wed, 31 Mar 2021 01:31:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b="ny/yYl4F"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232271AbhCaI3E (ORCPT + 99 others); Wed, 31 Mar 2021 04:29:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52366 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230385AbhCaI3B (ORCPT ); Wed, 31 Mar 2021 04:29:01 -0400 Received: from mail-pj1-x102a.google.com (mail-pj1-x102a.google.com [IPv6:2607:f8b0:4864:20::102a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F0B58C061574; Wed, 31 Mar 2021 01:29:00 -0700 (PDT) Received: by mail-pj1-x102a.google.com with SMTP id il9-20020a17090b1649b0290114bcb0d6c2so805109pjb.0; Wed, 31 Mar 2021 01:29:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=F5NUtjS6dxfsjXtQ30HdpWBe6Y3/aPDV1SqF5ADpjiM=; b=ny/yYl4F1Pyjiht+n0Z24bFu+natEzx53+EwmBOKQUC4py/lz2p099lks0VXZZ3ys9 KCXCofA4wVF5O1KIu4J/+VjdDZSCRIN6ZJpEcPXX6YzOh6lqjhieWlrOL7gPIMlyHKDq rujclv32Xv4aMtRAFb+vFoaoQEjEcwdE4JxVR6ZMUp4n42zFSH0PE053KswNQE/ikc/P BWpgyRGlL7RBK6bN3JNibVK7dVgfpWhNNmXpRs5QTCDLsIAxDeex+1p1Vjmx4lw5HfUD vWyYFRKbayN356VvQZsquLoGNjkTV4HejAwO3/9/pNEI6y/IeSNPqeIHQg7BgQImgxQv dAZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=F5NUtjS6dxfsjXtQ30HdpWBe6Y3/aPDV1SqF5ADpjiM=; b=B71Ow6qQBTMSH/nHHkloKqM8nIMAsHUyXhBa05tvGsQuOvXp2s/5Dr6ummhERhK4EV qDm5sK6SobeqewtzaRBUe6981mebCpvVLC83u1oOdh+2c+iwigVqjsq+lM/bcJxzkGGf mHcTjl4G0yEwx8CWA8YLVWS9XIYup9d7Ber6UXNHCvPYViFI7ic08dvYpAgUkpUK+Ra3 A+2KP9zsX1xsXDBJCjHplLFRXWHZLnIFigLBzeQPNBaNmY95DQKLzaOe9VWXL8s9lQIn 8OmLGXi9Seq6MV8phDkpxyRw1QUUTY4G/rgYonn0sAC4Yd4yoh+JWBu8fPu3xW4/ZR8z cuow== X-Gm-Message-State: AOAM532E7IKnEgBMFCdCdjg8qOaJrqUraXki5V37LfNZpEyfdYVlG0VZ TpXAUzU6Kp1C0f5hMW2g9F8= X-Received: by 2002:a17:90a:17ea:: with SMTP id q97mr2466688pja.71.1617179340565; Wed, 31 Mar 2021 01:29:00 -0700 (PDT) Received: from fmin-OptiPlex-7060.nreal.work ([137.59.103.165]) by smtp.gmail.com with ESMTPSA id v1sm1420991pjt.1.2021.03.31.01.28.55 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 31 Mar 2021 01:29:00 -0700 (PDT) From: dillon.minfei@gmail.com To: robh@kernel.org, valentin.caron@foss.st.com, Alexandre.torgue@foss.st.com, rong.a.chen@intel.com, a.fatoum@pengutronix.de, mcoquelin.stm32@gmail.com, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux@armlinux.org.uk, afzal.mohd.ma@gmail.com, gregkh@linuxfoundation.org, erwan.leray@foss.st.com, erwan.leray@st.com, linux-serial@vger.kernel.org, lkp@intel.com, patrice.chotard@foss.st.com, corbet@lwn.net, linux-doc@vger.kernel.org, pali@kernel.org, mchehab+huawei@kernel.org, andrew@lunn.ch Cc: dillon min Subject: [PATCH v9 1/6] Documentation: arm: stm32: Add stm32h750 value line doc Date: Wed, 31 Mar 2021 16:28:40 +0800 Message-Id: <1617179325-6383-2-git-send-email-dillon.minfei@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1617179325-6383-1-git-send-email-dillon.minfei@gmail.com> References: <1617179325-6383-1-git-send-email-dillon.minfei@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: dillon min This patchset add support for soc stm32h750, stm32h750 has mirror different from stm32h743 item stm32h743 stm32h750 flash size: 2MiB 128KiB adc: none 3 crypto-hash: none aes/hamc/des/tdes/md5/sha detail information can be found at: https://www.st.com/en/microcontrollers-microprocessors/stm32h750-value-line.html Signed-off-by: dillon min --- v9: no changes Documentation/arm/index.rst | 1 + Documentation/arm/stm32/stm32h750-overview.rst | 34 ++++++++++++++++++++++++++ 2 files changed, 35 insertions(+) create mode 100644 Documentation/arm/stm32/stm32h750-overview.rst diff --git a/Documentation/arm/index.rst b/Documentation/arm/index.rst index b4bea32472b6..d4f34ae9e6f4 100644 --- a/Documentation/arm/index.rst +++ b/Documentation/arm/index.rst @@ -52,6 +52,7 @@ SoC-specific documents stm32/stm32f746-overview stm32/overview stm32/stm32h743-overview + stm32/stm32h750-overview stm32/stm32f769-overview stm32/stm32f429-overview stm32/stm32mp157-overview diff --git a/Documentation/arm/stm32/stm32h750-overview.rst b/Documentation/arm/stm32/stm32h750-overview.rst new file mode 100644 index 000000000000..0e51235c9547 --- /dev/null +++ b/Documentation/arm/stm32/stm32h750-overview.rst @@ -0,0 +1,34 @@ +================== +STM32H750 Overview +================== + +Introduction +------------ + +The STM32H750 is a Cortex-M7 MCU aimed at various applications. +It features: + +- Cortex-M7 core running up to @480MHz +- 128K internal flash, 1MBytes internal RAM +- FMC controller to connect SDRAM, NOR and NAND memories +- Dual mode QSPI +- SD/MMC/SDIO support +- Ethernet controller +- USB OTFG FS & HS controllers +- I2C, SPI, CAN busses support +- Several 16 & 32 bits general purpose timers +- Serial Audio interface +- LCD controller +- HDMI-CEC +- SPDIFRX +- DFSDM + +Resources +--------- + +Datasheet and reference manual are publicly available on ST website (STM32H750_). + +.. _STM32H750: https://www.st.com/en/microcontrollers-microprocessors/stm32h750-value-line.html + +:Authors: Dillon Min + -- 2.7.4