Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp252979pxf; Wed, 31 Mar 2021 02:28:26 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxmUfLjaQ/ktjypVbuq32F873lMWO11B92JQo5hcU+4dckOD5yq/Lc5L9sz/BZ3SmXgkzz3 X-Received: by 2002:a05:6402:484:: with SMTP id k4mr2467854edv.321.1617182906173; Wed, 31 Mar 2021 02:28:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617182906; cv=none; d=google.com; s=arc-20160816; b=a4F66gKsj2yctsMmzszHSP2uDBxLHfPGRWg1LI2YvciKWTGfEX3UqzAlw+lZ4ycgml p736KbdnfywRlOImRSwpWTbTxKk2TN2/LSSZyXaF4W1tsYzgdXLETaNEDi+z8wslJ3yq wVyCbQhO0r6n8sUXWHIYKCZQ3X0HIK0ufkxyKuVt/gNNpYsZWoU4UEoQaTp/eCgb85xX JD2Nm7v924nW7dujTl4QCp8xQzwpr6MUv5U1PKNWxmWf2vslvl2tANpw9xJsPtQVdAaG W1MWPf1ATZwG284G55jhiqcw9Tgyt968t1AZTI0F+qbU4ErSw5FPzaKpD7eu3xQAE0yR tySA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:to:from:dkim-signature; bh=ptAj4yv/V2YXF5TVjwqAvjZ15acpk75vmMod83zctB4=; b=AOhjUCvMsLw/agJmRB5LCpGsU2wuXzer+D7ATAt7iGkiicuQz2qdrztnvKu7GX9Kfi UlEk27y2w+m9gVt4sLTs/Yytix9PIr6i58x6/V/c9jx5NaoSZmj8U4J/XdyyTP8xKmel Dkb518rk/wJlDHH+JouF3s9OrjVA2xiuz8vZWNUT2bOlR5Zj1N8GiMbtzrTt7pSNuk2n PpAFl6nCGUQfzBcNkDpPDsQcenRA+LoB3QU4+2Lg3HnVTrgF2TmY82iJCIlvDiBzlzuk a27Un9OlSuOfSn+fScWCy+NaOzQfw8sQ4ww4kxd7LStRKlL7B0GDRLKd6+C79+IBupY1 jAPA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=HQlqMib2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k13si1385544edr.48.2021.03.31.02.28.03; Wed, 31 Mar 2021 02:28:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=HQlqMib2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234378AbhCaJ0W (ORCPT + 99 others); Wed, 31 Mar 2021 05:26:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36524 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234649AbhCaJ0R (ORCPT ); Wed, 31 Mar 2021 05:26:17 -0400 Received: from mail-pj1-x102f.google.com (mail-pj1-x102f.google.com [IPv6:2607:f8b0:4864:20::102f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0546EC06175F for ; Wed, 31 Mar 2021 02:26:16 -0700 (PDT) Received: by mail-pj1-x102f.google.com with SMTP id gb6so9213172pjb.0 for ; Wed, 31 Mar 2021 02:26:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=ptAj4yv/V2YXF5TVjwqAvjZ15acpk75vmMod83zctB4=; b=HQlqMib2bg7AIt68guokCMcx0XMKUJiIOKWHOgQH8UJTwGJBDFDPpVMysvWj6AEMo2 7jekLfcHYDhiOBDMvr2ZE6n0hFwDEM235djLQ3+DbxnW3shM8RAZ/9TbkKOe1AF62cAX Y4Mom0nLwfn1UCptK1wz1RDrTiw+WVnUZjTDYNA1uAXgE57jgvdoM2t0s/qxeCO1od1c ImeDG7ME+JGqw3sqAG8Fqe/WYsZxsIWTATya28k2x03YqXN4YZEy0La2NHLeUzenMx+8 +GMLuZBh0MD+UzTllV4HlY890/ZUXG6XaWzcStTtwudtZSmciThjP7k5Kq1inYAtKuGn 1stg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=ptAj4yv/V2YXF5TVjwqAvjZ15acpk75vmMod83zctB4=; b=euCLBQplxATmAOE4WooCoS3rSyXqu6QkUHyJ8fs29YdvlGqfFlwvYjJ5yuO7CMoBDv Ibfwamhycj1O7XcXmvlF/90jZuHij9oo0OZo05hUF3UewGkVuNujjEg9C9dnC7bek+av e6pr+/MVfVokeYGzjc7jRxDIO0bjmhUHQTZtbAPMi9q4ccRC78oKr6sfBJGSb1focLy6 umh45hhzyMgq8qBDGSsLap9ENB7B4S/QmGWD91KkazkQFSGjOhzGWJQ17sjb/4sukh+G TdKCnGKOHdnwcilKcGbyn3aMaioWBeIhm60vs++jhh0ZSEfJ1uyRLB+jPa+WGwfgRu46 bA4A== X-Gm-Message-State: AOAM531GUWRpp3qLcF2VGluYrWZM/50obS9cdFG+/a+JThiLASdTIFUu lCqJgSEl3IuoBDf+rPPde4EYzA== X-Received: by 2002:a17:90a:c249:: with SMTP id d9mr2655658pjx.104.1617182776459; Wed, 31 Mar 2021 02:26:16 -0700 (PDT) Received: from hsinchu02.internal.sifive.com (114-34-229-221.HINET-IP.hinet.net. [114.34.229.221]) by smtp.gmail.com with ESMTPSA id 143sm1726505pfx.144.2021.03.31.02.26.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 31 Mar 2021 02:26:15 -0700 (PDT) From: Greentime Hu To: greentime.hu@sifive.com, paul.walmsley@sifive.com, hes@sifive.com, erik.danie@sifive.com, zong.li@sifive.com, bhelgaas@google.com, robh+dt@kernel.org, aou@eecs.berkeley.edu, mturquette@baylibre.com, sboyd@kernel.org, lorenzo.pieralisi@arm.com, p.zabel@pengutronix.de, alex.dewar90@gmail.com, khilman@baylibre.com, hayashi.kunihiko@socionext.com, vidyas@nvidia.com, jh80.chung@samsung.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, helgaas@kernel.org Subject: [PATCH v3 0/6] Add SiFive FU740 PCIe host controller driver support Date: Wed, 31 Mar 2021 17:25:59 +0800 Message-Id: <20210331092605.105909-1-greentime.hu@sifive.com> X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patchset includes SiFive FU740 PCIe host controller driver. We also add pcie_aux clock and pcie_power_on_reset controller to prci driver for PCIe driver to use it. This is tested with e1000e: Intel(R) PRO/1000 Network Card, AMD Radeon R5 230 graphics card and SP M.2 PCIe Gen 3 SSD in SiFive Unmatched based on v5.11 Linux kernel. Changes in v3: - Remove items that has been defined - Refine format of sifive,fu740-pcie.yaml - Replace perstn-gpios with the common one - Change DBI mapping space to 2GB from 4GB - Refine drivers/reset/Kconfig Changes in v2: - Refine codes based on reviewers' feedback - Remove define and use the common one - Replace __raw_writel with writel_relaxed - Split fu740_phyregreadwrite to write function - Use readl_poll_timeout in stead of while loop checking - Use dwc common codes - Use gpio descriptors and the gpiod_* api. - Replace devm_ioremap_resource with devm_platform_ioremap_resource_byname - Replace devm_reset_control_get with devm_reset_control_get_exclusive - Add more comments for delay and sleep - Remove "phy ? x : y" expressions - Refine code logic to remove possible infinite loop - Replace magic number with meaningful define - Remove fu740_pcie_pm_ops - Use builtin_platform_driver Greentime Hu (5): clk: sifive: Add pcie_aux clock in prci driver for PCIe driver clk: sifive: Use reset-simple in prci driver for PCIe driver MAINTAINERS: Add maintainers for SiFive FU740 PCIe driver dt-bindings: PCI: Add SiFive FU740 PCIe host controller riscv: dts: Add PCIe support for the SiFive FU740-C000 SoC Paul Walmsley (1): PCI: fu740: Add SiFive FU740 PCIe host controller driver .../bindings/pci/sifive,fu740-pcie.yaml | 109 ++++++ MAINTAINERS | 8 + arch/riscv/boot/dts/sifive/fu740-c000.dtsi | 33 ++ drivers/clk/sifive/Kconfig | 2 + drivers/clk/sifive/fu740-prci.c | 11 + drivers/clk/sifive/fu740-prci.h | 2 +- drivers/clk/sifive/sifive-prci.c | 54 +++ drivers/clk/sifive/sifive-prci.h | 13 + drivers/pci/controller/dwc/Kconfig | 9 + drivers/pci/controller/dwc/Makefile | 1 + drivers/pci/controller/dwc/pcie-fu740.c | 324 ++++++++++++++++++ drivers/reset/Kconfig | 1 + include/dt-bindings/clock/sifive-fu740-prci.h | 1 + 13 files changed, 567 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/pci/sifive,fu740-pcie.yaml create mode 100644 drivers/pci/controller/dwc/pcie-fu740.c -- 2.30.2