Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp646995pxf; Wed, 31 Mar 2021 12:19:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz+CLg6+jkUOWRM/sPM0wsMQsLWzRM7aww5qPX5dmeOTX8zcQ9w52hs0MlNk6bfnxImG7Hw X-Received: by 2002:a17:906:495a:: with SMTP id f26mr5122718ejt.271.1617218365737; Wed, 31 Mar 2021 12:19:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617218365; cv=none; d=google.com; s=arc-20160816; b=p9YUQ55eHN88/gNDGGnJWPoS+k5a3Oa+gyY3yLWvEelMgCX5e/OlPafWKHjVkCHKxV TDK7phmRSycrc1GU4NUX0oxSXc2Z2c2yoBvmlMteu84jMEqku+KUdM+Crrq8VNg1w5YH Y7onidOq5TKS/A4XTsl1uIj3KGJSCfkQbdJZ0akan3765jcsuAVgUlrIs7nOTFuu2PzB r87cUjWQhycoFcdGipiiQ2GYqT9/Rv+AOIJ8b3mw7rEJOJqhdk/O0ITpjsUlT8+S/+Uj j2vaA2jQTT2XZsUjNy6WLy3//PLTeodDs42ewkqvntDysL7fWZu8K8ob6xlMRokxt7uk RGqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=fRrb78+gunFWEk+053QVFBl2TFBQBRG8qDos0wm1DU8=; b=N31l1aeuIIygVuWl8BYCkDoWywGc/nwfa8u+bpsxJjy/pHwkq85K984dZJWVolqgKA gIIP9QemEBoMTpyqunyHmaxv1VQ9mk5I479fpDh2JYGoXQGluzipNOo/nXQKFFWGLLG4 aCWErLtQqfNwRx+REyP0Z7PdA8AZEhNqCncEMh0UF/zvRVY0ZiTgQVcPEXFaV6UC5jjb cMrggXwwaDz959Hd/i7wDAHXKwlstpJyR200uGBmlWx1egMFWbzgdse6BrRQz0KSkFbF Xhbr9YY2SlldobCKq71tM6nK4q8HutBog+4ea6aV+imD5bUcywqisCAOLdbb2GAJJEz/ hc2Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id zj12si2350559ejb.508.2021.03.31.12.19.02; Wed, 31 Mar 2021 12:19:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236180AbhCaTOv (ORCPT + 99 others); Wed, 31 Mar 2021 15:14:51 -0400 Received: from mga12.intel.com ([192.55.52.136]:51675 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234932AbhCaTOR (ORCPT ); Wed, 31 Mar 2021 15:14:17 -0400 IronPort-SDR: Ch/rCXXB/Zo1zBTR6z03TGEaFAFe/rBIeJCuzNRZA87zJhor4HsYvCxGm3DqdQkspysIf3kqTU srNtBxpuiQ3Q== X-IronPort-AV: E=McAfee;i="6000,8403,9940"; a="171490600" X-IronPort-AV: E=Sophos;i="5.81,293,1610438400"; d="scan'208";a="171490600" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 31 Mar 2021 12:14:17 -0700 IronPort-SDR: zZC9gZTF8S3rE2QBqpumD3GoZrx4HX/ZfcC9IvpWSpESUiYXuXkYHiW2CZjOOFF5vOyyH3PXh8 8SaO0zVhhv5A== X-IronPort-AV: E=Sophos;i="5.81,293,1610438400"; d="scan'208";a="418821813" Received: from iweiny-desk2.sc.intel.com (HELO localhost) ([10.3.52.147]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 31 Mar 2021 12:14:16 -0700 From: ira.weiny@intel.com To: Thomas Gleixner , Ingo Molnar , Borislav Petkov , Andy Lutomirski , Peter Zijlstra Cc: Ira Weiny , Dan Williams , Dave Hansen , x86@kernel.org, linux-kernel@vger.kernel.org, Fenghua Yu , linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org Subject: [PATCH V5 03/10] x86/pks: Add additional PKEY helper macros Date: Wed, 31 Mar 2021 12:13:58 -0700 Message-Id: <20210331191405.341999-4-ira.weiny@intel.com> X-Mailer: git-send-email 2.28.0.rc0.12.gb6a658bd00c9 In-Reply-To: <20210331191405.341999-1-ira.weiny@intel.com> References: <20210331191405.341999-1-ira.weiny@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ira Weiny Avoid open coding shift and mask operations by defining and using helper macros for PKey operations. Reviewed-by: Dan Williams Signed-off-by: Ira Weiny --- Changes from V3: new patch suggested by Dan Williams to use macros better. --- arch/x86/include/asm/pgtable.h | 7 ++----- arch/x86/include/asm/pkeys_common.h | 11 ++++++++--- arch/x86/mm/pkeys.c | 8 +++----- 3 files changed, 13 insertions(+), 13 deletions(-) diff --git a/arch/x86/include/asm/pgtable.h b/arch/x86/include/asm/pgtable.h index bfbfb951fe65..b1529b44a996 100644 --- a/arch/x86/include/asm/pgtable.h +++ b/arch/x86/include/asm/pgtable.h @@ -1370,19 +1370,16 @@ extern u32 init_pkru_value; static inline bool __pkru_allows_read(u32 pkru, u16 pkey) { - int pkru_pkey_bits = pkey * PKR_BITS_PER_PKEY; - - return !(pkru & (PKR_AD_BIT << pkru_pkey_bits)); + return !(pkru & PKR_AD_KEY(pkey)); } static inline bool __pkru_allows_write(u32 pkru, u16 pkey) { - int pkru_pkey_bits = pkey * PKR_BITS_PER_PKEY; /* * Access-disable disables writes too so we need to check * both bits here. */ - return !(pkru & ((PKR_AD_BIT|PKR_WD_BIT) << pkru_pkey_bits)); + return !(pkru & (PKR_AD_KEY(pkey) | PKR_WD_KEY(pkey))); } static inline u16 pte_flags_pkey(unsigned long pte_flags) diff --git a/arch/x86/include/asm/pkeys_common.h b/arch/x86/include/asm/pkeys_common.h index e40b0ced733f..0681522974ba 100644 --- a/arch/x86/include/asm/pkeys_common.h +++ b/arch/x86/include/asm/pkeys_common.h @@ -6,10 +6,15 @@ #define PKR_WD_BIT 0x2 #define PKR_BITS_PER_PKEY 2 +#define PKR_PKEY_SHIFT(pkey) (pkey * PKR_BITS_PER_PKEY) +#define PKR_PKEY_MASK(pkey) (((1 << PKR_BITS_PER_PKEY) - 1) << PKR_PKEY_SHIFT(pkey)) + /* - * Generate an Access-Disable mask for the given pkey. Several of these can be - * OR'd together to generate pkey register values. + * Generate an Access-Disable and Write-Disable mask for the given pkey. + * Several of the AD's are OR'd together to generate a default pkey register + * value. */ -#define PKR_AD_KEY(pkey) (PKR_AD_BIT << ((pkey) * PKR_BITS_PER_PKEY)) +#define PKR_AD_KEY(pkey) (PKR_AD_BIT << PKR_PKEY_SHIFT(pkey)) +#define PKR_WD_KEY(pkey) (PKR_WD_BIT << PKR_PKEY_SHIFT(pkey)) #endif /*_ASM_X86_PKEYS_COMMON_H */ diff --git a/arch/x86/mm/pkeys.c b/arch/x86/mm/pkeys.c index d1dfe743e79f..fc8c7e2bb21b 100644 --- a/arch/x86/mm/pkeys.c +++ b/arch/x86/mm/pkeys.c @@ -218,16 +218,14 @@ __setup("init_pkru=", setup_init_pkru); */ u32 update_pkey_val(u32 pk_reg, int pkey, unsigned int flags) { - int pkey_shift = pkey * PKR_BITS_PER_PKEY; - /* Mask out old bit values */ - pk_reg &= ~(((1 << PKR_BITS_PER_PKEY) - 1) << pkey_shift); + pk_reg &= ~PKR_PKEY_MASK(pkey); /* Or in new values */ if (flags & PKEY_DISABLE_ACCESS) - pk_reg |= PKR_AD_BIT << pkey_shift; + pk_reg |= PKR_AD_KEY(pkey); if (flags & PKEY_DISABLE_WRITE) - pk_reg |= PKR_WD_BIT << pkey_shift; + pk_reg |= PKR_WD_KEY(pkey); return pk_reg; } -- 2.28.0.rc0.12.gb6a658bd00c9