Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp705816pxf; Thu, 1 Apr 2021 11:21:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxTWlKILqPnSf0bycv0YjlOMvQ5xfx7UaMZcDGo6ny4Xv+TJ4YURpdXvSk8ti/hsUaJITgx X-Received: by 2002:a5e:dd0c:: with SMTP id t12mr7475410iop.50.1617301291664; Thu, 01 Apr 2021 11:21:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617301291; cv=none; d=google.com; s=arc-20160816; b=XS/yw/3eD0LxKHOxQBgL29GmXUHvpfXXdM2ohwo1Sm9wqlUzQ5bqnaMRrkWjotRaqm vdDTTyEXFc3OsALVBT2RtsMFQrGGhKereUDp4NctWtKc0IrL8fEK7U60jo/I17KtUmdb fJwjHmPgAEWxypSLy62Gbth9W1eD6u+BDLE+okuemIQVbaIkHuBJ0aYudxTQEewJZuL9 MkjnuUtNW9n8ShWoc7NQvbk3uxEa4ed/zr/rCN1QIEyUHAjf00HXdXTwvJr9EP2+dD5c 67ZrVXjao6PW+aBrMscrrxKYSKDJRGU4fyQNe8CQhMFwFJiAixT7U/XIt+QzJxWqtHVg s+SA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:dkim-signature; bh=/OgKtxYoSlIGojuSDFEglxRpfdpKP3byvvRGUrAWIE4=; b=k/CxCphauGsvxO4qMuUlcwzY8/9mKKpyArQImqx4AtdyBSzqyxztSKtMosrMPj53Tc rj0CEtBgiCY2mVu3NMS3+Jh2Q5KNEp2Ndx+wOHTkJZUQ8jCkMaC1QfXOfBq+gIFiH1hH ENji/KSGsKBGPa5WBoUFIk8ZUA1nuxvxWHpYxSj78are4sbKFHO9ElKzRWCZvqOBOYRL tw+Y+wwzPnmQB9gED1v2TF3go0oUwQc1+A0azpCZzuCBg6r+++/1gFgKWtfGNukzmnCn Fep1V2AB1UxfRC88DEr41pSxm4BEEjOIqodNlDdve9WT6upsINB0i9fCCSkIvJtRD5uh W/Ww== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b="RZ/kBsuQ"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w25si4806044jal.57.2021.04.01.11.21.18; Thu, 01 Apr 2021 11:21:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b="RZ/kBsuQ"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238645AbhDASUS (ORCPT + 99 others); Thu, 1 Apr 2021 14:20:18 -0400 Received: from esa.microchip.iphmx.com ([68.232.154.123]:65126 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236115AbhDASCK (ORCPT ); Thu, 1 Apr 2021 14:02:10 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1617300130; x=1648836130; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=ulWPoLeocs+dWVdplnwdGoF96XkQIYb0xWpMWXdJoE4=; b=RZ/kBsuQGYcFmfVw5B+wq2ydXc1VnBixG6ACkigVgD6swtfntGSBSf6I C5r1pcvufI3m9j9y+QJY3udhTxavzMapIfr2+j+b3/OaegvTFZWo7mNO5 LZdNKRTZhiYyiCX06A3fxyfwhEQ+NZBRBN0KLThDNwd5eLbBFlNscB10T 8bPUhvQjVRtXSP3dTjmJN5jKrC5K7MhcRT9EnZty0jurpLPhQSMzOvpmY HOKi5QdNkj3yWpCqN5dFNLno3V9RXxnGcuCjOEGG1J02e/jhStfPe9Zna YsBHHo9142bKpJaVvaVg7CHewSVpBU4zxMmIQ+Jc2ibK4i35ADeQzDih/ g==; IronPort-SDR: vTxUdd3X09eBaYNmsnATbhEL0/HNrhmF6nry/K5R4lSr11pCDUF22ZXrnkiovcr5TeeMXvYa6D dHsMQJ9EejqXR0W+eAUfLAxQigqsQCSQSYG0zlw9Q0sL73kSBn6XNXqUcvvmzuly68Lvu+n7kp cA1aHnCX0Ibc45J7lRSfd634dLdVOJnIwKD5LJG6vrtk2OQn30EbTSRXjZR+1K3HkOjXtuxfOo XdepAjnCyx9IaooF47fQX0qeIiIc4OOGRoFhW0MucptDHG9Mjbz5bBdS/pQw9Hry/EsfDGmbry mik= X-IronPort-AV: E=Sophos;i="5.81,296,1610434800"; d="scan'208";a="49670788" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 01 Apr 2021 04:30:11 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Thu, 1 Apr 2021 04:30:11 -0700 Received: from ROB-ULT-M18282.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Thu, 1 Apr 2021 04:29:59 -0700 From: Eugen Hristev To: , CC: , , Eugen Hristev Subject: [PATCH 09/30] media: atmel: atmel-isc: extract CBC submodule config into separate function Date: Thu, 1 Apr 2021 14:27:02 +0300 Message-ID: <20210401112723.189107-10-eugen.hristev@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210401112723.189107-1-eugen.hristev@microchip.com> References: <20210401112723.189107-1-eugen.hristev@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The CBC submodule should be initialized in the product specific driver as it's product specific. Other products can implement it differently Signed-off-by: Eugen Hristev --- drivers/media/platform/atmel/atmel-isc-base.c | 4 +--- drivers/media/platform/atmel/atmel-isc.h | 3 +++ drivers/media/platform/atmel/atmel-sama5d2-isc.c | 9 +++++++++ 3 files changed, 13 insertions(+), 3 deletions(-) diff --git a/drivers/media/platform/atmel/atmel-isc-base.c b/drivers/media/platform/atmel/atmel-isc-base.c index 019d931d1367..446fe232956b 100644 --- a/drivers/media/platform/atmel/atmel-isc-base.c +++ b/drivers/media/platform/atmel/atmel-isc-base.c @@ -647,9 +647,7 @@ static void isc_set_pipeline(struct isc_device *isc, u32 pipeline) regmap_bulk_write(regmap, ISC_GAM_RENTRY, gamma, GAMMA_ENTRIES); isc->config_csc(isc); - - regmap_write(regmap, ISC_CBC_BRIGHT, ctrls->brightness); - regmap_write(regmap, ISC_CBC_CONTRAST, ctrls->contrast); + isc->config_cbc(isc); } static int isc_update_profile(struct isc_device *isc) diff --git a/drivers/media/platform/atmel/atmel-isc.h b/drivers/media/platform/atmel/atmel-isc.h index ef3a0451192d..cb47932197b1 100644 --- a/drivers/media/platform/atmel/atmel-isc.h +++ b/drivers/media/platform/atmel/atmel-isc.h @@ -203,6 +203,8 @@ struct isc_reg_offsets { * * @config_csc: pointer to a function that initializes product * specific CSC module + * @config_cbc: pointer to a function that initializes product + * specific CBC module * * @offsets: struct holding the product specific register offsets */ @@ -275,6 +277,7 @@ struct isc_device { struct { void (*config_csc)(struct isc_device *isc); + void (*config_cbc)(struct isc_device *isc); }; struct isc_reg_offsets offsets; diff --git a/drivers/media/platform/atmel/atmel-sama5d2-isc.c b/drivers/media/platform/atmel/atmel-sama5d2-isc.c index 3b076b87454e..36bf15a9607d 100644 --- a/drivers/media/platform/atmel/atmel-sama5d2-isc.c +++ b/drivers/media/platform/atmel/atmel-sama5d2-isc.c @@ -73,6 +73,14 @@ void isc_sama5d2_config_csc(struct isc_device *isc) 0xFEE | (0x80 << 16)); } +void isc_sama5d2_config_cbc(struct isc_device *isc) +{ + struct regmap *regmap = isc->regmap; + + regmap_write(regmap, ISC_CBC_BRIGHT, isc->ctrls.brightness); + regmap_write(regmap, ISC_CBC_CONTRAST, isc->ctrls.contrast); +} + /* Gamma table with gamma 1/2.2 */ const u32 isc_sama5d2_gamma_table[][GAMMA_ENTRIES] = { /* 0 --> gamma 1/1.8 */ @@ -218,6 +226,7 @@ static int atmel_isc_probe(struct platform_device *pdev) isc->max_height = ISC_SAMA5D2_MAX_SUPPORT_HEIGHT; isc->config_csc = isc_sama5d2_config_csc; + isc->config_cbc = isc_sama5d2_config_cbc; isc->offsets.csc = ISC_SAMA5D2_CSC_OFFSET; -- 2.25.1