Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp719926pxf; Thu, 1 Apr 2021 11:44:06 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxkWnHkGOKR4XHaUAeEOc2oZjP+2w6zGLymJIXObS1MQKPDZw6wTJsmaCXoCBtkx8cP7QYY X-Received: by 2002:a5d:9e09:: with SMTP id h9mr8126141ioh.178.1617302646628; Thu, 01 Apr 2021 11:44:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617302646; cv=none; d=google.com; s=arc-20160816; b=osboU3X+GJpGzgVB+7bOQ5A7v5PS0OLiuJjj3idL+qU8MGvfsjn8A7kJP0UjL0eVjt XAJvOwyC5Mw8mpStMJZHqjMI1XbXcGfV8ZjKij3O8Blfj6SinOXDkJtiDAiqoaqawacV sjx8kFWrFJDUNnLaloh8rFS+NUtlkQL56AKDFH0/6+44GuROKGH2PR6590/cMRTNy732 u/MyEwJsc5208eSxn8QY3NqKwMTPVCsR7JG54jj6IOyiHxtw1rd/CMrrP2n9saBYpi+H t8PCeLxKjW1qk/IjpN2/ZvsdNhikBmq1/tg8bKHT91bkEUojpTGfvr3f8P2QQQCR77B1 d2Fw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=zi0FwqAEdhznANImftg45rbKfsqyIQLO8lAaQUZ7mcI=; b=k92KtCL6+L5zqBE5WffE2TnqnlJJGP0BNpVJQJZ4iM+4L5W7hIUPzLeGBoqySG6PSY k8AUUj96eOMt7KjQ9N3ecu0ZQmlMvX5mURf2eImLv4IsHRgoZLe4FKL+rd5On8+SuF6l G58IGOESr+03lge6r2oOH+2gkxIrJZ1pIMhA72ry8CRGFOETQkGtMfEcJ330BdkCjMgr zDraMW/gyiy1s2F3ryDxiFBSiRS4pVYsgq+gO214b9caO0CyLb+DF9KeKy+owhpgav/6 97JkfsJCNUfKT3libTSihpt4EOIxdrOzLXOPI/GCxkPJWktH1QxNW09EprG4lwNxd2Sh 7Maw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v5si6813685ilc.160.2021.04.01.11.43.50; Thu, 01 Apr 2021 11:44:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241150AbhDASmo (ORCPT + 99 others); Thu, 1 Apr 2021 14:42:44 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:34157 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237665AbhDASTt (ORCPT ); Thu, 1 Apr 2021 14:19:49 -0400 Received: from ironmsg07-lv.qualcomm.com ([10.47.202.151]) by alexa-out.qualcomm.com with ESMTP; 01 Apr 2021 05:36:19 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg07-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 01 Apr 2021 05:36:17 -0700 X-QCInternal: smtphost Received: from c-skakit-linux.ap.qualcomm.com (HELO c-skakit-linux.qualcomm.com) ([10.242.51.242]) by ironmsg01-blr.qualcomm.com with ESMTP; 01 Apr 2021 18:05:49 +0530 Received: by c-skakit-linux.qualcomm.com (Postfix, from userid 2344709) id 1C9104A49; Thu, 1 Apr 2021 18:05:48 +0530 (IST) From: satya priya To: Linus Walleij , Rob Herring , Andy Gross , Bjorn Andersson Cc: kgunda@codeaurora.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, satya priya Subject: [PATCH V2 2/3] dt-bindings: pinctrl: qcom-pmic-gpio: Update the binding to add four new variants Date: Thu, 1 Apr 2021 18:05:44 +0530 Message-Id: <1617280546-9583-3-git-send-email-skakit@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1617280546-9583-1-git-send-email-skakit@codeaurora.org> References: <1617280546-9583-1-git-send-email-skakit@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update the binding to add PM7325, PM8350C, PMK8350 and PMR735A GPIO support. Signed-off-by: satya priya --- Changes in V2: - Placed this patch before conversion patch and updated commit text to be more clear. Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt b/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt index 7648ab0..da7c35e 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt +++ b/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt @@ -30,6 +30,10 @@ PMIC's from Qualcomm. "qcom,pm6150-gpio" "qcom,pm6150l-gpio" "qcom,pmx55-gpio" + "qcom,pm7325-gpio" + "qcom,pm8350c-gpio" + "qcom,pmk8350-gpio" + "qcom,pmr735a-gpio" And must contain either "qcom,spmi-gpio" or "qcom,ssbi-gpio" if the device is on an spmi bus or an ssbi bus respectively @@ -113,6 +117,10 @@ to specify in a pin configuration subnode: gpio1-gpio12 for pm6150l gpio1-gpio11 for pmx55 (holes on gpio3, gpio7, gpio10 and gpio11) + gpio1-gpio10 for pm7325 + gpio1-gpio9 for pm8350c + gpio1-gpio4 for pmk8350 + gpio1-gpio4 for pmr735a - function: Usage: required -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation