Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp802545pxf; Thu, 1 Apr 2021 14:05:32 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyY5IvFwfL9+BxzbFqLpt4lB6Y5lT2wVqKPufpDA9lAzTBJX1sZqVetRUdwI2pb+5VK3ciW X-Received: by 2002:a05:6602:2e85:: with SMTP id m5mr8166465iow.112.1617311132314; Thu, 01 Apr 2021 14:05:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617311132; cv=none; d=google.com; s=arc-20160816; b=hSnUYan2je9T1QLDE7QXfduwu96tJ9GBVln3cScy6hvj7C1/eGDsIuFzWVXWolyATp y1CWTCtfyozf1MsiJBqcN0MfY+zhiiEhM25+a5vsgwO/bx14wRCPPO+Zx9ZESEQ1UQjP ciQ8Kihxqrammyxju5TXmIqJxmwfM664tbvo6O4sCXdjW7Q8V0GZCNuoKMoZ7eoKDXPi W7OCW9UacVy927yNzsG8RnfW829rxt41WRby7X6sSe9y5qTNtvToaWPzMKTdvsbNln7M QIdGzmQiribTnGgu+9mvE7Bt3m/7PefTz8qt5gGP8a+9Ym/pMhVyYpCXm6kKaiE3WpCw r7JQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=ax0IM2LjBIVWt1ct8ruLFlZgjpZSUGTOxnEHCgkHEFA=; b=Hdzc76JrdJKvl3Q+XhuZiOoTf4YbiiB0Vh/g7VBDKTcqyzc27mWDVACyr/o62I5vKP LIQBzrBWHBRYHxD+oUsdTHTukn8ff3BSiDTw7+HVQT83Kj2OaYMAEOhduA15DRpoGYBj jX8u1Gxm/mxDwDWxWbqHRD05rlzxViZpsH/ewjC8BisfBFBhUuKbKEf4Tm/CrLV2yUHe doa5vFfhEn7Me4PybJ5dtH+b6pZqkRX1auxo8+2SENXO7vh20w5RofezfOJNXm8C0M85 v1G+8HEumBZILWyTa2Y3tRdD4Ek3HMNm14rswD62Ff1qgSA8FQcJU71E+2xVB7qeZACD 3mwQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=V4FBSC5D; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u5si5812703ilm.27.2021.04.01.14.05.13; Thu, 01 Apr 2021 14:05:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=V4FBSC5D; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234117AbhDAVDc (ORCPT + 99 others); Thu, 1 Apr 2021 17:03:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45956 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234047AbhDAVDb (ORCPT ); Thu, 1 Apr 2021 17:03:31 -0400 Received: from mail-qv1-xf2a.google.com (mail-qv1-xf2a.google.com [IPv6:2607:f8b0:4864:20::f2a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CD9D3C0613E6 for ; Thu, 1 Apr 2021 14:03:31 -0700 (PDT) Received: by mail-qv1-xf2a.google.com with SMTP id g8so1702364qvx.1 for ; Thu, 01 Apr 2021 14:03:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=ax0IM2LjBIVWt1ct8ruLFlZgjpZSUGTOxnEHCgkHEFA=; b=V4FBSC5D+IX7wIxnmQdF5s+3q/t91ZYD12hB0873yrZPetSbNe7XLgvcnJ0/+IWOzb 56CnDJpEueg8lfQrunvjOaOieDsTNIqSXt0itCPsjpHyHRq4hiGmcCzfcLFKbq4cpE4F F6Jv2e5LULq+CPa/mSYEbWry9WF7M8H5GkHzB5tnIIYRxIFd7nsIP/i0YKAtQkCt4uRn 9jQtb+0nTFwGLdo9QjA/zFFo4xXIIOkwDsYrkZ1H+VZeOr766xIVG2guVeoVSXdFeHBK 165K/4CvDnLY+QpwrwBpcnZ6OhSZNY9BcQC5MnOARhRnwikgYUWH2m8cMoIvAfEsdK3W Qt6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=ax0IM2LjBIVWt1ct8ruLFlZgjpZSUGTOxnEHCgkHEFA=; b=V70He+/1O827+h663XHz8s9ragPtKhcBqfmqP8bezg5LwCZlvsYle1qoGszPwLXqyd eTlRznHextXvghK0S/ucFMYF6HyVRe+us02ydC3SmBcblR8JiTR86/q5BfDikjCeNWJ4 s69j04aUTASdD80i/xbNndGabwpY8SUuiy+Lz9GzIaj32TP7PkbQu9WbKr+xlgleiR9+ b/0X5pxJfqXhsRQ5wOd4YhrcC5autBzkMY8YEkBZ40Ixk6qyq1nJ+rOkWQPHT+YQQeiu pKcIV138apS7oFMj5jBh8hzH2+469KwhMBdoys5/q4s9AM/ieJ+E2kH9vRZPh5I57f8d w6dw== X-Gm-Message-State: AOAM5321qLwIRjuwnIradqhQzAQTICM/+NICl6K5HDth7t9nq2nGtO0y m8txIlGt1D5bYmmbLI7bdSkTkBUtWMb96jQEsAQhwA== X-Received: by 2002:a05:6214:1870:: with SMTP id eh16mr10024772qvb.23.1617311010984; Thu, 01 Apr 2021 14:03:30 -0700 (PDT) MIME-Version: 1.0 References: <20210216200909.19039-1-jonathan@marek.ca> <775436ba-c94a-ab22-d65b-b2391047ec65@codeaurora.org> <20210217190820.GA2229@jcrouse1-lnx.qualcomm.com> <74d1277e-295f-0996-91c3-05cfce8d3a0e@marek.ca> <757b557a-b5f6-6018-caa4-34bffb1b60b7@codeaurora.org> <0f057c99-ec94-f3e3-796f-b73a609f735d@codeaurora.org> In-Reply-To: From: Dmitry Baryshkov Date: Fri, 2 Apr 2021 00:03:19 +0300 Message-ID: Subject: Re: [PATCH] drm/msm/a6xx: fix for kernels without CONFIG_NVMEM To: Rob Clark Cc: Akhil P Oommen , Jonathan Marek , freedreno , Sean Paul , Sai Prakash Ranjan , Eric Anholt , "open list:DRM DRIVER FOR MSM ADRENO GPU" , "open list:DRM DRIVER FOR MSM ADRENO GPU" , open list Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 1 Apr 2021 at 23:09, Rob Clark wrote: > > On Mon, Feb 22, 2021 at 8:06 AM Rob Clark wrote: > > > > On Mon, Feb 22, 2021 at 7:45 AM Akhil P Oommen wrote: > > > > > > On 2/19/2021 9:30 PM, Rob Clark wrote: > > > > On Fri, Feb 19, 2021 at 2:44 AM Akhil P Oommen wrote: > > > >> > > > >> On 2/18/2021 9:41 PM, Rob Clark wrote: > > > >>> On Thu, Feb 18, 2021 at 4:28 AM Akhil P Oommen wrote: > > > >>>> > > > >>>> On 2/18/2021 2:05 AM, Jonathan Marek wrote: > > > >>>>> On 2/17/21 3:18 PM, Rob Clark wrote: > > > >>>>>> On Wed, Feb 17, 2021 at 11:08 AM Jordan Crouse > > > >>>>>> wrote: > > > >>>>>>> > > > >>>>>>> On Wed, Feb 17, 2021 at 07:14:16PM +0530, Akhil P Oommen wrote: > > > >>>>>>>> On 2/17/2021 8:36 AM, Rob Clark wrote: > > > >>>>>>>>> On Tue, Feb 16, 2021 at 12:10 PM Jonathan Marek > > > >>>>>>>>> wrote: > > > >>>>>>>>>> > > > >>>>>>>>>> Ignore nvmem_cell_get() EOPNOTSUPP error in the same way as a > > > >>>>>>>>>> ENOENT error, > > > >>>>>>>>>> to fix the case where the kernel was compiled without CONFIG_NVMEM. > > > >>>>>>>>>> > > > >>>>>>>>>> Fixes: fe7952c629da ("drm/msm: Add speed-bin support to a618 gpu") > > > >>>>>>>>>> Signed-off-by: Jonathan Marek > > > >>>>>>>>>> --- > > > >>>>>>>>>> drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 6 +++--- > > > >>>>>>>>>> 1 file changed, 3 insertions(+), 3 deletions(-) > > > >>>>>>>>>> > > > >>>>>>>>>> diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > > > >>>>>>>>>> b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > > > >>>>>>>>>> index ba8e9d3cf0fe..7fe5d97606aa 100644 > > > >>>>>>>>>> --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > > > >>>>>>>>>> +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > > > >>>>>>>>>> @@ -1356,10 +1356,10 @@ static int a6xx_set_supported_hw(struct > > > >>>>>>>>>> device *dev, struct a6xx_gpu *a6xx_gpu, > > > >>>>>>>>>> > > > >>>>>>>>>> cell = nvmem_cell_get(dev, "speed_bin"); > > > >>>>>>>>>> /* > > > >>>>>>>>>> - * -ENOENT means that the platform doesn't support > > > >>>>>>>>>> speedbin which is > > > >>>>>>>>>> - * fine > > > >>>>>>>>>> + * -ENOENT means no speed bin in device tree, > > > >>>>>>>>>> + * -EOPNOTSUPP means kernel was built without CONFIG_NVMEM > > > >>>>>>>>> > > > >>>>>>>>> very minor nit, it would be nice to at least preserve the gist of the > > > >>>>>>>>> "which is fine" (ie. some variation of "this is an optional thing and > > > >>>>>>>>> things won't catch fire without it" ;-)) > > > >>>>>>>>> > > > >>>>>>>>> (which is, I believe, is true, hopefully Akhil could confirm.. if not > > > >>>>>>>>> we should have a harder dependency on CONFIG_NVMEM..) > > > >>>>>>>> IIRC, if the gpu opp table in the DT uses the 'opp-supported-hw' > > > >>>>>>>> property, > > > >>>>>>>> we will see some error during boot up if we don't call > > > >>>>>>>> dev_pm_opp_set_supported_hw(). So calling "nvmem_cell_get(dev, > > > >>>>>>>> "speed_bin")" > > > >>>>>>>> is a way to test this. > > > >>>>>>>> > > > >>>>>>>> If there is no other harm, we can put a hard dependency on > > > >>>>>>>> CONFIG_NVMEM. > > > >>>>>>> > > > >>>>>>> I'm not sure if we want to go this far given the squishiness about > > > >>>>>>> module > > > >>>>>>> dependencies. As far as I know we are the only driver that uses this > > > >>>>>>> seriously > > > >>>>>>> on QCOM SoCs and this is only needed for certain targets. I don't > > > >>>>>>> know if we > > > >>>>>>> want to force every target to build NVMEM and QFPROM on our behalf. > > > >>>>>>> But maybe > > > >>>>>>> I'm just saying that because Kconfig dependencies tend to break my > > > >>>>>>> brain (and > > > >>>>>>> then Arnd has to send a patch to fix it). > > > >>>>>>> > > > >>>>>> > > > >>>>>> Hmm, good point.. looks like CONFIG_NVMEM itself doesn't have any > > > >>>>>> other dependencies, so I suppose it wouldn't be the end of the world > > > >>>>>> to select that.. but I guess we don't want to require QFPROM > > > >>>>>> > > > >>>>>> I guess at the end of the day, what is the failure mode if you have a > > > >>>>>> speed-bin device, but your kernel config misses QFPROM (and possibly > > > >>>>>> NVMEM)? If the result is just not having the highest clk rate(s) > > > >>>> > > > >>>> Atleast on sc7180's gpu, using an unsupported FMAX breaks gmu. It won't > > > >>>> be very obvious what went wrong when this happens! > > > >>> > > > >>> Ugg, ok.. > > > >>> > > > >>> I suppose we could select NVMEM, but not QFPROM, and then the case > > > >>> where QFPROM is not enabled on platforms that have the speed-bin field > > > >>> in DT will fail gracefully and all other platforms would continue on > > > >>> happily? > > > >>> > > > >>> BR, > > > >>> -R > > > >> > > > >> Sounds good to me. > > > >> > > > > > > > > You probably should do a quick test with NVMEM enabled but QFPROM > > > > disabled to confirm my theory, but I *think* that should work > > > > > > > > BR, > > > > -R > > > > > > > > > > I tried it on an sc7180 device. The suggested combo (CONFIG_NVMEM + no > > > CONFIG_QCOM_QFPROM) makes the gpu probe fail with error "failed to read > > > speed-bin. Some OPPs may not be supported by hardware". This is good > > > enough clue for the developer that he should fix the broken speedbin > > > detection. > > > > > > > Ok, great.. then sounds like selecting NVMEM is a good approach > > > > btw, did anyone ever send a patch to select NVMEM? I'm not seeing one > but I could be overlooking something Judging by the amount of issues surrounding speed-bin, I might have a bold suggestion to revert these patches for now and get them once all the issues are sorted, so that we'd have a single working commit instead of scattered patch series breaking git bisect, having bad side-effects on non-sc7180 platforms, etc. -- With best wishes Dmitry