Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp836914pxf; Thu, 1 Apr 2021 15:12:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyvySez1qP536etckoJmQFIUttNdeGec6WGHQAgX0629Zwv2U2HVhDhCv4Yi/W4mhVHV5/Q X-Received: by 2002:a05:6e02:1a2d:: with SMTP id g13mr8355690ile.222.1617315164505; Thu, 01 Apr 2021 15:12:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617315164; cv=none; d=google.com; s=arc-20160816; b=eI7QJrwpICF1xvhrJG/uSvczs1C4fd7DF90e2JoJW1o30EjieHx+p0zF3RI7y4o8sB JIWfVojbzuXU4IrYFiD4iIf4XrYxr4H0PDmfSnIM5CpIPMYmtb4sU01A0hGzfyQkFkqP qbkVSfOWPoQzjJQJNHQrGbciwo+AQZqwfcFEimBjT9CW0IxoYcoRQw0jXEPJSqsLMhRN lwDmRDUUMAiFQL4sGO+0Ny87JSkrCLkOwS2G05B18TeVa3MLvwQBJSNgGnp7gSkt669F 3a5I2mf7of638T3oVvP6xFA67M3+RO8kzt0E5rPf76Ef4SmrKccrJjr3I6V2aM5pjG7k 9fHA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=nb+XplbR7i5MgPW9IOekpjNLgzu3coFKMV2Jmqj9Vwk=; b=Xh6bYpBTC0zxXWwpesXNPNUw9iEkwcZStU7oYGvB7S8Bxfd5fNYdCpWw+2yJiHR0ed 7QB/xobDgWU3rDzNaocLC2tKNpmG0A8HdaUKd2n6yZ8sVa4ZWw238th5iERnVnoIYRGo wDS1AqgNfWCFK241S7SzSFDAR+IENNBvF0qw1c/5BVKqsTEbFIbuj1ik+bD7R4BMPuph cbgj4EeMDzIqVykY78zOa6GFefjE8Gojgoxy+Y1RpdWU8oL0BFnRVwettsLhkyJ570FK oFxSJo+c9kpUlJm0lWDeYaKU2dAMaBzoE84oqQNFYu5Tf8HIoMweQSttyLLYtm7WNHeS 6WWQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d6si5818844ioy.98.2021.04.01.15.12.29; Thu, 01 Apr 2021 15:12:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235479AbhDAWLm (ORCPT + 99 others); Thu, 1 Apr 2021 18:11:42 -0400 Received: from mga04.intel.com ([192.55.52.120]:8162 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234161AbhDAWLX (ORCPT ); Thu, 1 Apr 2021 18:11:23 -0400 IronPort-SDR: e1EHy+2v4UWcltKM1WayEp9vVRE2v3Z5CIvkgEAlJoNdC5Piy45NzulYmvO4xWtApK6HnABHMA PJQ6+GT9mi6A== X-IronPort-AV: E=McAfee;i="6000,8403,9941"; a="190110174" X-IronPort-AV: E=Sophos;i="5.81,296,1610438400"; d="scan'208";a="190110174" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Apr 2021 15:11:23 -0700 IronPort-SDR: FdGj2VNkGhFplIzibFFOJ2eqJuTzZKQq14uuWLi5ew5WLl3unCpzS9fDlJDoksEU2JXCFo+Of0 nx8/TjUkyBvg== X-IronPort-AV: E=Sophos;i="5.81,296,1610438400"; d="scan'208";a="517513907" Received: from yyu32-desk.sc.intel.com ([143.183.136.146]) by fmsmga001-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Apr 2021 15:11:23 -0700 From: Yu-cheng Yu To: x86@kernel.org, "H. Peter Anvin" , Thomas Gleixner , Ingo Molnar , linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-mm@kvack.org, linux-arch@vger.kernel.org, linux-api@vger.kernel.org, Arnd Bergmann , Andy Lutomirski , Balbir Singh , Borislav Petkov , Cyrill Gorcunov , Dave Hansen , Eugene Syromiatnikov , Florian Weimer , "H.J. Lu" , Jann Horn , Jonathan Corbet , Kees Cook , Mike Kravetz , Nadav Amit , Oleg Nesterov , Pavel Machek , Peter Zijlstra , Randy Dunlap , "Ravi V. Shankar" , Vedvyas Shanbhogue , Dave Martin , Weijiang Yang , Pengfei Xu , Haitao Huang Cc: Yu-cheng Yu , "Kirill A . Shutemov" Subject: [PATCH v24 14/30] x86/mm: Shadow Stack page fault error checking Date: Thu, 1 Apr 2021 15:10:48 -0700 Message-Id: <20210401221104.31584-15-yu-cheng.yu@intel.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20210401221104.31584-1-yu-cheng.yu@intel.com> References: <20210401221104.31584-1-yu-cheng.yu@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Shadow stack accesses are those that are performed by the CPU where it expects to encounter a shadow stack mapping. These accesses are performed implicitly by CALL/RET at the site of the shadow stack pointer. These accesses are made explicitly by shadow stack management instructions like WRUSSQ. Shadow stacks accesses to shadow-stack mapping can see faults in normal, valid operation just like regular accesses to regular mappings. Shadow stacks need some of the same features like delayed allocation, swap and copy-on-write. Shadow stack accesses can also result in errors, such as when a shadow stack overflows, or if a shadow stack access occurs to a non-shadow-stack mapping. In handling a shadow stack page fault, verify it occurs within a shadow stack mapping. It is always an error otherwise. For valid shadow stack accesses, set FAULT_FLAG_WRITE to effect copy-on-write. Because clearing _PAGE_DIRTY (vs. _PAGE_RW) is used to trigger the fault, shadow stack read fault and shadow stack write fault are not differentiated and both are handled as a write access. Signed-off-by: Yu-cheng Yu Reviewed-by: Kees Cook Cc: Kirill A. Shutemov --- v24: - Change VM_SHSTK to VM_SHADOW_STACK. arch/x86/include/asm/trap_pf.h | 2 ++ arch/x86/mm/fault.c | 19 +++++++++++++++++++ 2 files changed, 21 insertions(+) diff --git a/arch/x86/include/asm/trap_pf.h b/arch/x86/include/asm/trap_pf.h index 10b1de500ab1..afa524325e55 100644 --- a/arch/x86/include/asm/trap_pf.h +++ b/arch/x86/include/asm/trap_pf.h @@ -11,6 +11,7 @@ * bit 3 == 1: use of reserved bit detected * bit 4 == 1: fault was an instruction fetch * bit 5 == 1: protection keys block access + * bit 6 == 1: shadow stack access fault * bit 15 == 1: SGX MMU page-fault */ enum x86_pf_error_code { @@ -20,6 +21,7 @@ enum x86_pf_error_code { X86_PF_RSVD = 1 << 3, X86_PF_INSTR = 1 << 4, X86_PF_PK = 1 << 5, + X86_PF_SHSTK = 1 << 6, X86_PF_SGX = 1 << 15, }; diff --git a/arch/x86/mm/fault.c b/arch/x86/mm/fault.c index a73347e2cdfc..394e504305b7 100644 --- a/arch/x86/mm/fault.c +++ b/arch/x86/mm/fault.c @@ -1100,6 +1100,17 @@ access_error(unsigned long error_code, struct vm_area_struct *vma) (error_code & X86_PF_INSTR), foreign)) return 1; + /* + * Verify a shadow stack access is within a shadow stack VMA. + * It is always an error otherwise. Normal data access to a + * shadow stack area is checked in the case followed. + */ + if (error_code & X86_PF_SHSTK) { + if (!(vma->vm_flags & VM_SHADOW_STACK)) + return 1; + return 0; + } + if (error_code & X86_PF_WRITE) { /* write, present and write, not present: */ if (unlikely(!(vma->vm_flags & VM_WRITE))) @@ -1293,6 +1304,14 @@ void do_user_addr_fault(struct pt_regs *regs, perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS, 1, regs, address); + /* + * Clearing _PAGE_DIRTY is used to detect shadow stack access. + * This method cannot distinguish shadow stack read vs. write. + * For valid shadow stack accesses, set FAULT_FLAG_WRITE to effect + * copy-on-write. + */ + if (error_code & X86_PF_SHSTK) + flags |= FAULT_FLAG_WRITE; if (error_code & X86_PF_WRITE) flags |= FAULT_FLAG_WRITE; if (error_code & X86_PF_INSTR) -- 2.21.0