Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4140763pxf; Tue, 6 Apr 2021 08:50:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzo9xXFrcftIDK3adHGypH518VkoPhaETC5tRHRSNQcvQgtYwXVyvhTDxmSTCXS0KWo4oEP X-Received: by 2002:a02:a809:: with SMTP id f9mr29732066jaj.63.1617724251494; Tue, 06 Apr 2021 08:50:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617724251; cv=none; d=google.com; s=arc-20160816; b=r4HpNj94sH8pQGDPAZ+vl3HmZRCwrkoUzBwuBME+hBQ+H4G6venVIkOFfUqqFv7Psh j6oarpM6NIMhCDfX7nXB5WTy1OGpjR29yv3I7Tud38Xp5OHy+6X+LOlWF63yebRbQNq/ 04PxmCTNlqjfO3Jw9fIaQVDmkZiouG7zkvYaaT4nFmv3/Z1T5l3jFjgCb+1+QfjELpCX 36L0vGETGi95ZxH45RD2nGAYG7CrzJy8Y5NGUW11xEZjy6ktmtkiiDS4T+1o2NFSaA+7 ux6BaDy4yX7TEs8qh0kLCKTG+e7OyyTVgCB6Uw1g7r82H/wjvlwQnEY1vPTElYRRCxdM x9Zw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=Na9+NfGbqwTbc986Mz5KKkrk3r+8JGYBrAROhy14WXA=; b=NLP/pBc/6GduunxU8/erDG/K1qA+1ooc5XO7UoF3/ZhphTebWYWaoLs8Ric+ayDGRr 6PX1Icdi9COBukQIn+uAWhPTypvFLzITRcoBgC7tYZ3lZVtp5fn+5tH6Z+lBAR58rdaB iTkrX3j4yZ4Roa59kVE0Ih+QXKE577FUY/a3XY8ypdMn2X7FpBVydzYBvxm1/62zffTm V+l+DtNcR7yvygJhNmlFyyiTp2hxGef2R0StO6Az524cbJtpasujVScSR85oYvzRHZFF mLygFMFc2WtG/B07mcRJVE3lbxiLrV780kKykL1E5TBDeH5Ex46yAMLIqihaqvIOZZFd cWJQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u8si18415740iop.38.2021.04.06.08.50.38; Tue, 06 Apr 2021 08:50:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243918AbhDFGCM (ORCPT + 99 others); Tue, 6 Apr 2021 02:02:12 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:13061 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243911AbhDFGCL (ORCPT ); Tue, 6 Apr 2021 02:02:11 -0400 Received: from ironmsg08-lv.qualcomm.com ([10.47.202.152]) by alexa-out.qualcomm.com with ESMTP; 05 Apr 2021 23:02:04 -0700 X-QCInternal: smtphost Received: from ironmsg02-blr.qualcomm.com ([10.86.208.131]) by ironmsg08-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 05 Apr 2021 23:02:02 -0700 X-QCInternal: smtphost Received: from mkrishn-linux.qualcomm.com ([10.204.66.35]) by ironmsg02-blr.qualcomm.com with ESMTP; 06 Apr 2021 11:31:41 +0530 Received: by mkrishn-linux.qualcomm.com (Postfix, from userid 438394) id 710EA21B38; Tue, 6 Apr 2021 11:31:40 +0530 (IST) From: Krishna Manikandan To: dri-devel@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org Cc: Krishna Manikandan , linux-kernel@vger.kernel.org, robdclark@gmail.com, kalyan_t@codeaurora.org, dianders@chromium.org Subject: [PATCH v1 2/3] drm/msm/disp/dpu1: add vsync and underrun irqs for INTF_5 Date: Tue, 6 Apr 2021 11:31:34 +0530 Message-Id: <1617688895-26275-3-git-send-email-mkrishn@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1617688895-26275-1-git-send-email-mkrishn@codeaurora.org> References: <1617688895-26275-1-git-send-email-mkrishn@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org INTF_5 is used by EDP panel in SC7280 target. Add vsync and underrun irqs needed by INTF_5 to dpu irq map. Signed-off-by: Krishna Manikandan --- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c | 7 ++++++- 1 file changed, 6 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c index 72cdaf8..a37928b 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c @@ -69,10 +69,12 @@ #define DPU_INTR_INTF_1_UNDERRUN BIT(26) #define DPU_INTR_INTF_2_UNDERRUN BIT(28) #define DPU_INTR_INTF_3_UNDERRUN BIT(30) +#define DPU_INTR_INTF_5_UNDERRUN BIT(22) #define DPU_INTR_INTF_0_VSYNC BIT(25) #define DPU_INTR_INTF_1_VSYNC BIT(27) #define DPU_INTR_INTF_2_VSYNC BIT(29) #define DPU_INTR_INTF_3_VSYNC BIT(31) +#define DPU_INTR_INTF_5_VSYNC BIT(23) /** * Pingpong Secondary interrupt status bit definitions @@ -308,7 +310,10 @@ static const struct dpu_irq_type dpu_irq_map[] = { { DPU_IRQ_TYPE_INTF_VSYNC, INTF_2, DPU_INTR_INTF_2_VSYNC, 0}, { DPU_IRQ_TYPE_INTF_UNDER_RUN, INTF_3, DPU_INTR_INTF_3_UNDERRUN, 0}, { DPU_IRQ_TYPE_INTF_VSYNC, INTF_3, DPU_INTR_INTF_3_VSYNC, 0}, - /* irq_idx:32-63 */ + /* irq_idx:32-33 */ + { DPU_IRQ_TYPE_INTF_UNDER_RUN, INTF_5, DPU_INTR_INTF_5_UNDERRUN, 0}, + { DPU_IRQ_TYPE_INTF_VSYNC, INTF_5, DPU_INTR_INTF_5_VSYNC, 0}, + /* irq_idx:34-63 */ { DPU_IRQ_TYPE_RESERVED, 0, 0, 0}, { DPU_IRQ_TYPE_RESERVED, 0, 0, 0}, { DPU_IRQ_TYPE_RESERVED, 0, 0, 0}, -- 2.7.4