Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp75097pxf; Wed, 7 Apr 2021 20:39:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyWrOBanfVKkhJhnQflARQw3yMs/vuLgirExhyQpW6SrhYR/iRF09A8nSWTBDs6YI6d3lQA X-Received: by 2002:a17:906:eb51:: with SMTP id mc17mr7803668ejb.548.1617853155242; Wed, 07 Apr 2021 20:39:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617853155; cv=none; d=google.com; s=arc-20160816; b=dAo/wEYrjXiHr4jblYb2gkQUeJSp6QVGEsdEhEHw+boWzPUbbl9HCu7jdyMXG8xxkU aatldshfHXA+ASRu32OBc+ma7toV53GOiOaym8IOF23F1/cvTi275qOoVTnL+Gexezvq wgsJQIoN5SpeK7TP++GDHvBX5Jq9D4I8QDyDP7ABoc/Vk+EcL8lBzSeKSyN864dYo6wP 43yH+Gk1XDUVhplHslT3Iq4QjAPVq5mM2tZnJL7qrMk2P829/4bQgEzNw98z2X6AIzJz MaG9v5RPu6bE3JvSJDPjvw3mnH9NqPmdhfIyJ7netLdjNwTORLeXx9vNJv6a9gXK1MCz y4GQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=yJTU/Z+PnDbgFFgVF4fAJhLxH5fhoQOgRYvwhpbWDz8=; b=0uFVUYDGab8AM5rhKrbS1smkyMSCydMQkFb52x9z6wLCaa8NahakqSfu1FIj+pFUD5 F9mUtspeIfviqWsbzE1d65ZHBbje1+mO64VGIxGdKcwInOa1M6KgvwmW5l78gTld7+a6 uu1A9hm9uuUeEP9h52NZwY+AFkDXD3PgqXoPTgWvuHZU/trEhJNiDCwhZYRM5kc30qHx 67FB+AYLOnWWe8g3rafLcCzUY0biyRzkNQdUlLL7KSRNW+hFnLOysKWQKg4zNqv801EX 3IZp0IXWY9BwfeoIIMacg8lvcfPdncycdvvW1pmwFW9x+SASmE1qP9aFYOid0ohvUmw/ KQbQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FpR+17gj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a21si20690379edn.317.2021.04.07.20.38.39; Wed, 07 Apr 2021 20:39:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FpR+17gj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229869AbhDHDhD (ORCPT + 99 others); Wed, 7 Apr 2021 23:37:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50524 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229505AbhDHDhC (ORCPT ); Wed, 7 Apr 2021 23:37:02 -0400 Received: from mail-ot1-x32c.google.com (mail-ot1-x32c.google.com [IPv6:2607:f8b0:4864:20::32c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1B3F7C061760 for ; Wed, 7 Apr 2021 20:36:52 -0700 (PDT) Received: by mail-ot1-x32c.google.com with SMTP id g8-20020a9d6c480000b02901b65ca2432cso968964otq.3 for ; Wed, 07 Apr 2021 20:36:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=yJTU/Z+PnDbgFFgVF4fAJhLxH5fhoQOgRYvwhpbWDz8=; b=FpR+17gjUdKS48jBejq4SHMH6FQUevScnkk1bgg+cgE07hnE8WL50sdoJs45sZQF8F m77qZaqqM53Zm6CYCIYUhl6nZbKgWGkm3ClOx4xAtTzUROPwdvhiAdNqiamTDxB/E6b/ G2MTvfgvvQKbX8GQnRO1jlykuNWyTcn1R8RWxKuHEKq9I5CKVNo+R1ciJ+OoH6toMt5A j96WPVOzqKLLYahcO3MZOxH526oeQuEimAdhkFnerKfEJtV8m750sozpLaJRtlJLn1Mg MmPXJnnXqSsUeNrfhnd0Z64s3XF8vJzLR/0M8/r5rRoLOLx3sa/b8ISo/osT5SXHpqsQ E7hQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=yJTU/Z+PnDbgFFgVF4fAJhLxH5fhoQOgRYvwhpbWDz8=; b=gmusblLZg6JnErjH9eYpOaIi16fxcz1DtzNFjbC26ygkc5t6AsWKHnNi7qbvLJ3qdi Wo2UTvEZxvFsz/E9em1jVqGQgPStLi5l8QBw1AjDmyZbI0zjbBr3tReR+gPw2efN/5bi xT/zfqoS/4U8KwjXnM8xd4Yn68hqWzJ+Z0wsbZP0kDXUDirtcfArshs0RLw6ZazOUcS5 DzdRJqkXH3YO91/L23LM1wCuemmnIvdztIKk3dhTn6B3LPVOzjKXGCifppjgsZXu11F7 406i9oD7sVZwEceBp2WL0bOBBDEIqpl/D0BL4bn+6lvtVzTypAlat3gHJaWQ+vn+ZndE 4C4Q== X-Gm-Message-State: AOAM531xlQ9DAHLPmHoFaFCl3juRMC6wJWL8R9lhyTx2ZkbrpXopDusy MWxtXdvYbiyurklo5xL1OX24og== X-Received: by 2002:a9d:458e:: with SMTP id x14mr5937154ote.231.1617853011513; Wed, 07 Apr 2021 20:36:51 -0700 (PDT) Received: from yoga (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id g9sm5362575otk.6.2021.04.07.20.36.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 07 Apr 2021 20:36:51 -0700 (PDT) Date: Wed, 7 Apr 2021 22:36:49 -0500 From: Bjorn Andersson To: Guru Das Srinagesh Cc: Linus Walleij , Vinod Koul , Rob Herring , Andy Gross , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam Subject: Re: [PATCH 1/2] dt-bindings: pinctrl: qcom-pmic-gpio: Add pm8008 support Message-ID: <20210408033649.GN904837@yoga> References: <1568107824b071265b5fc3a195a1d91089ad617a.1617834404.git.gurus@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1568107824b071265b5fc3a195a1d91089ad617a.1617834404.git.gurus@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed 07 Apr 17:34 CDT 2021, Guru Das Srinagesh wrote: > Add support for the PM8008 GPIO support to the Qualcomm PMIC GPIO > binding. > > Signed-off-by: Guru Das Srinagesh > --- > Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt b/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt > index 70e119b..1818481 100644 > --- a/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt > +++ b/Documentation/devicetree/bindings/pinctrl/qcom,pmic-gpio.txt > @@ -36,6 +36,7 @@ PMIC's from Qualcomm. > "qcom,pm6150-gpio" > "qcom,pm6150l-gpio" > "qcom,pmx55-gpio" > + "qcom,pm8008-gpio" Please keep these sorted alphabetically (i.e. '8' < 'x') With that Acked-by: Bjorn Andersson Regards, Bjorn > > And must contain either "qcom,spmi-gpio" or "qcom,ssbi-gpio" > if the device is on an spmi bus or an ssbi bus respectively > @@ -125,6 +126,7 @@ to specify in a pin configuration subnode: > gpio1-gpio12 for pm6150l > gpio1-gpio11 for pmx55 (holes on gpio3, gpio7, gpio10 > and gpio11) > + gpio1-gpio2 for pm8008 > > - function: > Usage: required > -- > The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, > a Linux Foundation Collaborative Project >