Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp193434pxf; Thu, 8 Apr 2021 00:23:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwSO1csjbCLn/ppKOhHtb2HrSSf8DB7rbHTu/+66rXXgPws5jm4ZxSxlg6Zarn7uDnq8YBf X-Received: by 2002:a62:1706:0:b029:244:86e9:9e7 with SMTP id 6-20020a6217060000b029024486e909e7mr1485476pfx.65.1617866598975; Thu, 08 Apr 2021 00:23:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617866598; cv=none; d=google.com; s=arc-20160816; b=vnenj+1iSs3PBhF/L9UZ3lp/UimRGqubYXSu5ltp2zx4r8d9PIHHJxQZRm1LZCloxv Bj7F9dKIPGXs4wwzQVpKJc2kvfLxM+EBGvUa0LsX2D+sgaDuNLAillZSRaSl8a8SNRG+ cb0lJoW6mncSDowF/+s3pQX43WfKs8fsbOUQwjukznVzTTBwNk52/3CB49V3Pc4xU1IU TQGDNHhz0u6ky3X6YuaLKBrul9Sh0crww2Aqsuxy08CXyYeK0TT270hJqIGkCKkPoD75 XDfS+3qTq2Sm0K5KMi+uQyv/ZujvT8ExSyf39T8acYDTYijydyR+Tagf5iHJdAmt7ah2 fQ6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:date:to:cc:from:subject :references:in-reply-to:content-transfer-encoding:mime-version :dkim-signature; bh=xbxDaKgSmjQ4eaX/nU/hwsCMAbDEBWAQ029MhjojQeY=; b=l7ghSOkoxqDX3QxCvOwlt1F5DjXFt3e8cGnC0NyQT9ZvvYYOHEvB7gA1oNC3r4GX4i 5/Bl/61HBVsTbroIae4USUuy46Rmh+fHLCHhZFRnieuEYAY/Fo6P3LV7TUZkHK5jbwcq vbXrwkMKLGYf4wc1GJ3gH6Ir5Xdu3xhz3eHVsokq/W4LQpwzJv4bjXBvPss7q4XVNw6O jXrrxpqcLMO0fgUo3zWD/SM+BtwIvniXNWP74pqHCgw2zTDyNbwuqj8aplH81UxMLV04 Yp6IBmCfGMCJVSTpyvi7NehSvJgPkeYy14ljyZ9Z941zoPqWbxu3zBx0z8Y0R3pMO70O W71g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Kbuf8Kej; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l19si26644262pfc.245.2021.04.08.00.23.06; Thu, 08 Apr 2021 00:23:18 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Kbuf8Kej; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229602AbhDHHWi (ORCPT + 99 others); Thu, 8 Apr 2021 03:22:38 -0400 Received: from mail.kernel.org ([198.145.29.99]:50438 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229506AbhDHHWi (ORCPT ); Thu, 8 Apr 2021 03:22:38 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 41C7B61057; Thu, 8 Apr 2021 07:22:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1617866547; bh=VWHJ4S2NUazxjkcoG14YcKlRYbUJn67YeARgQ2HlvR4=; h=In-Reply-To:References:Subject:From:Cc:To:Date:From; b=Kbuf8KejErJteWnVQN2yKiXOpnWkPkaFgNWLhc/vJGIjXKzJaXXAZs2JUX3qPePPa p4yDTB/XtA+46L4MNcLTtoIRXjxJIHYKarVYxy8edzjI8/UsTIyDlpC8Z7328uT53l gXdxm5wyFkE1TgJ5pNqHATwWCnzMxl+u+RzrbQP4rnC/cHcvESv8FPg2s/xYYp7DdW 8pWvGGjcLP7LnPihWJNaPzTylr9jStwPmgDtyyTfllZpoYLWcOQHxZZZKe5tn9zD20 a40Y7yM4NlK6u1mJZlUmH2WkDtu3nAfSCHduDhaiNQBQBd4n44nxEOxUbYmtAk3CGb SFNa/vK9MQ2KQ== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <1615944142-12171-5-git-send-email-tdas@codeaurora.org> References: <1615944142-12171-1-git-send-email-tdas@codeaurora.org> <1615944142-12171-5-git-send-email-tdas@codeaurora.org> Subject: Re: [PATCH v1 4/6] clk: qcom: Add graphics clock controller driver for SC7280 From: Stephen Boyd Cc: Rajendra Nayak , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, robh@kernel.org, robh+dt@kernel.org, Taniya Das To: Michael Turquette , Taniya Das Date: Thu, 08 Apr 2021 00:22:25 -0700 Message-ID: <161786654585.3790633.12597782416303763853@swboyd.mtv.corp.google.com> User-Agent: alot/0.9.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Taniya Das (2021-03-16 18:22:20) > +static struct clk_regmap_div gpu_cc_hub_ahb_div_clk_src =3D { > + .reg =3D 0x11c0, > + .shift =3D 0, > + .width =3D 4, > + .clkr.hw.init =3D &(struct clk_init_data) { > + .name =3D "gpu_cc_hub_ahb_div_clk_src", > + .parent_data =3D &(const struct clk_parent_data){ > + .hw =3D &gpu_cc_hub_clk_src.clkr.hw, Can you follow what Dmitry has done and use .hws instead of clk_parent_data when the whole array is clk_hw pointers? > + }, > + .num_parents =3D 1, > + .flags =3D CLK_SET_RATE_PARENT, > + .ops =3D &clk_regmap_div_ro_ops, > + }, > +}; > +