Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp1377065pxf; Fri, 9 Apr 2021 07:03:35 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwpebvkRbeIVMCVxL/Ct95JxbdFtRT/zj+JwU3hHZo14UESG9iNncPoRDG17NRH6wpLdRP1 X-Received: by 2002:a05:6402:13ca:: with SMTP id a10mr17756159edx.320.1617977015716; Fri, 09 Apr 2021 07:03:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1617977015; cv=none; d=google.com; s=arc-20160816; b=a7wut2DSiDxpR7pwITMTZaN/hHb3/TodxwVW9PeWdLnVQr98kjVf42TDfDP55E/GNN PZQtfefSm0XxgsG2KHhhuEt1iJZfXPR2NxHlR8AAopvdKUrpcKmUzmJFISvcDaTwrKIT CJvsUPRTY520GKeEebCRFhcelLwZ1wIg9hPLPm12oP5etCMSd5SOxIwki9abDOiHR0n1 XWDcAbML7MBCQQa3T+EWvLKw2I4m/jd/gge7ZQf72TnoKoMp/5tqUQWLXK5jE/uM7WAu Llyff16GABz0rSg8ttPjuqm10cX9F9FYr0MbUFgMozDg28eoEasFwdtakXmivKEluEF9 4yKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=zIci2/MBJEVIYMht8mamr1wDBckrV5bRJRD+ha8Neso=; b=gGwq3MQ1b1P0WrNKx6m3baaZM5T9x3/PPeMLB4nakdSIEeIK0qUmJMRsLMRmC85nHL H2+jOrw2QmymdBk03UKTcdBjeGTLrvff7TSMw3f1KilKwQ0Uv82tcrQK+NqsndJej5Tx 2+W2zNpEzkWrfpQWLuZn3ceydzeJC2UDk56Q/S+QIDNyWWoTSPRxdDrqIRbFmRuEjkDr 1wxqqsMf6HbMPStFIoa1DcjyY14box0uU4NA2Yc326A/qD/1y2FrQAU4B37kmT4wSjXl Wcs0evaEteMKJOxaP6hS7ChAeQ1uJmX+C+QRPM7arFzIwEeJDE7MYC9qtJrmnyUfdDvB iFVA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id du13si2111236ejc.690.2021.04.09.07.03.12; Fri, 09 Apr 2021 07:03:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233878AbhDIOAo (ORCPT + 99 others); Fri, 9 Apr 2021 10:00:44 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:52694 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233828AbhDIOAc (ORCPT ); Fri, 9 Apr 2021 10:00:32 -0400 Received: from ironmsg07-lv.qualcomm.com ([10.47.202.151]) by alexa-out.qualcomm.com with ESMTP; 09 Apr 2021 07:00:19 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg07-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 09 Apr 2021 07:00:16 -0700 X-QCInternal: smtphost Received: from c-skakit-linux.ap.qualcomm.com (HELO c-skakit-linux.qualcomm.com) ([10.242.51.242]) by ironmsg01-blr.qualcomm.com with ESMTP; 09 Apr 2021 19:29:40 +0530 Received: by c-skakit-linux.qualcomm.com (Postfix, from userid 2344709) id C0C76499B; Fri, 9 Apr 2021 19:29:39 +0530 (IST) From: satya priya To: Alessandro Zummo , Alexandre Belloni , Rob Herring , Andy Gross , Bjorn Andersson Cc: Lee Jones , linux-rtc@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, kgunda@codeaurora.org, satya priya Subject: [PATCH V2 3/4] dt-bindings: mfd: Convert pm8xxx bindings to yaml Date: Fri, 9 Apr 2021 19:29:25 +0530 Message-Id: <1617976766-7852-4-git-send-email-skakit@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1617976766-7852-1-git-send-email-skakit@codeaurora.org> References: <1617976766-7852-1-git-send-email-skakit@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert pm8xxx bindings from .txt to .yaml format. Also, split this binding into two: parent binding(qcom-pm8xxx.yaml) and child node RTC binding(qcom-pm8xxx-rtc.yaml). Signed-off-by: satya priya --- Changes in V2: - As per Bjorn's comments, I've split this into two, one parent binding and one child node rtc binding. - Fixed bot errors and changed maintainer name. .../devicetree/bindings/mfd/qcom-pm8xxx.txt | 100 --------------------- .../devicetree/bindings/mfd/qcom-pm8xxx.yaml | 54 +++++++++++ 2 files changed, 54 insertions(+), 100 deletions(-) delete mode 100644 Documentation/devicetree/bindings/mfd/qcom-pm8xxx.txt create mode 100644 Documentation/devicetree/bindings/mfd/qcom-pm8xxx.yaml diff --git a/Documentation/devicetree/bindings/mfd/qcom-pm8xxx.txt b/Documentation/devicetree/bindings/mfd/qcom-pm8xxx.txt deleted file mode 100644 index 07f4925..0000000 --- a/Documentation/devicetree/bindings/mfd/qcom-pm8xxx.txt +++ /dev/null @@ -1,100 +0,0 @@ -Qualcomm PM8xxx PMIC multi-function devices - -The PM8xxx family of Power Management ICs are used to provide regulated -voltages and other various functionality to Qualcomm SoCs. - -= PROPERTIES - -- compatible: - Usage: required - Value type: - Definition: must be one of: - "qcom,pm8058" - "qcom,pm8821" - "qcom,pm8921" - -- #address-cells: - Usage: required - Value type: - Definition: must be 1 - -- #size-cells: - Usage: required - Value type: - Definition: must be 0 - -- interrupts: - Usage: required - Value type: - Definition: specifies the interrupt that indicates a subdevice - has generated an interrupt (summary interrupt). The - format of the specifier is defined by the binding document - describing the node's interrupt parent. - -- #interrupt-cells: - Usage: required - Value type : - Definition: must be 2. Specifies the number of cells needed to encode - an interrupt source. The 1st cell contains the interrupt - number. The 2nd cell is the trigger type and level flags - encoded as follows: - - 1 = low-to-high edge triggered - 2 = high-to-low edge triggered - 4 = active high level-sensitive - 8 = active low level-sensitive - -- interrupt-controller: - Usage: required - Value type: - Definition: identifies this node as an interrupt controller - -= SUBCOMPONENTS - -The PMIC contains multiple independent functions, each described in a subnode. -The below bindings specify the set of valid subnodes. - -== Real-Time Clock - -- compatible: - Usage: required - Value type: - Definition: must be one of: - "qcom,pm8058-rtc" - "qcom,pm8921-rtc" - "qcom,pm8941-rtc" - "qcom,pm8018-rtc" - "qcom,pmk8350-rtc" - -- reg: - Usage: required - Value type: - Definition: single entry specifying the base address of the RTC registers - -- interrupts: - Usage: required - Value type: - Definition: single entry specifying the RTC's alarm interrupt - -- allow-set-time: - Usage: optional - Value type: - Definition: indicates that the setting of RTC time is allowed by - the host CPU - -= EXAMPLE - - pmicintc: pmic@0 { - compatible = "qcom,pm8921"; - interrupts = <104 8>; - #interrupt-cells = <2>; - interrupt-controller; - #address-cells = <1>; - #size-cells = <0>; - - rtc@11d { - compatible = "qcom,pm8921-rtc"; - reg = <0x11d>; - interrupts = <0x27 0>; - }; - }; diff --git a/Documentation/devicetree/bindings/mfd/qcom-pm8xxx.yaml b/Documentation/devicetree/bindings/mfd/qcom-pm8xxx.yaml new file mode 100644 index 0000000..9065ec5 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/qcom-pm8xxx.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/qcom-pm8xxx.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm PM8xxx PMIC multi-function devices + +maintainers: + - Satya Priya + +description: | + The PM8xxx family of Power Management ICs are used to provide regulated + voltages and other various functionality to Qualcomm SoCs. + +properties: + compatible: + enum: + - qcom,pm8058 + - qcom,pm8821 + - qcom,pm8921 + + reg: + maxItems: 1 + + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + interrupts: + maxItems: 1 + + '#interrupt-cells': + const: 2 + + interrupt-controller: true + +patternProperties: + "rtc@[0-9a-f]+$": + type: object + $ref: "../rtc/qcom-pm8xxx-rtc.yaml" + +required: + - compatible + - '#address-cells' + - '#size-cells' + - interrupts + - '#interrupt-cells' + - interrupt-controller + +additionalProperties: false +... -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation