Received: by 2002:a05:6a10:17d3:0:0:0:0 with SMTP id hz19csp1830990pxb; Mon, 12 Apr 2021 07:42:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyRFPVocoSPlnnABaN7N+kNuXadXZF6y/Zx0q07Z145fMMCg3wWkmkF4fiEKPPu+DdzyLdn X-Received: by 2002:a05:6402:4242:: with SMTP id g2mr29567229edb.329.1618238574909; Mon, 12 Apr 2021 07:42:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1618238574; cv=none; d=google.com; s=arc-20160816; b=z5hDWYhtjEAU+xHTo/28sIfcwpm+z0muMztZYjt1Gm+QWz0gsOHYou7DBdeMY5IW8L jpfyMTARM6V0LLD5pCflgqMc1a1dFD+89rIhD0C2brUQwpM1MJqbPd4x2ex6inG4IozM Hz/ckkeQXT3EEtY9txur/HJeMCt88UtfbJzb16WMXXNW8Gt9yPEK6o1qa9FqzaAplc1H ZB0kOyU2+lIf1cL85LMPmbc5g0nqYRz//4CO7L+m/sMu84ztOaXH4kYqFRRb0tEmWGW/ Ua9nIVa7Yp0JZjcgKaynbF6q7Y4NaB3yfymeC1SiuUPm6XXHTwIsxhW7qv2gsQyZkOHS OimQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:ironport-sdr:ironport-sdr; bh=0YS2ncW4zIctjbZVLPCYSRjcq0/fQmtufO3iANwflVs=; b=ef/wn01s7sSYy1fE86Siut8Iycl1a8QvlQvLJRwOXhvEmHRXDZcQFFyZwXQ3vEAc+l lU2090VHIE9eBHI7siBy1L9VNZh7C7elfvKgnh1x3o7XubF0t0ObcNJ49VjXjw9F8sHV oIlG1SvgckEHOxLv4wSJPCyZ5mvVJ+3985ATTRnA5v8BTcICIBUsEsZ1EOChXBa1TPBV dBwOyAKlIcgePP8CCaf/FrU9XvqROMw3zPbpNOOYDoWDc0T51o+GX3vot8yexRN52R+R 2FnAKKA5Q9ZSMvrSyIcnj3z2M+pAxu2aK1uaXpDUubfSPW/JsNG5bvmLjURfvozdOnsr YvyQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id cc15si8691435edb.389.2021.04.12.07.42.30; Mon, 12 Apr 2021 07:42:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242662AbhDLOjR (ORCPT + 99 others); Mon, 12 Apr 2021 10:39:17 -0400 Received: from mga09.intel.com ([134.134.136.24]:29206 "EHLO mga09.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242434AbhDLOiw (ORCPT ); Mon, 12 Apr 2021 10:38:52 -0400 IronPort-SDR: 1odE/RvNukzIT/SidBXzw8ACO/IMVElkK0gMBnwVf3Kfl7mIfGWvDDlh/jZ5vUhmePd5BuCQsD +AiP5xYe75SA== X-IronPort-AV: E=McAfee;i="6200,9189,9952"; a="194318006" X-IronPort-AV: E=Sophos;i="5.82,216,1613462400"; d="scan'208";a="194318006" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Apr 2021 07:38:31 -0700 IronPort-SDR: fsYZakbf9huWTGDSog2gFFDDJwo2GKcyvHVeLWOOA2PJKsYUr07mMj3H1HxF4sHFeckwtP+wmU Ig78Hqo4jqfQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.82,216,1613462400"; d="scan'208";a="398392840" Received: from otc-lr-04.jf.intel.com ([10.54.39.41]) by orsmga002.jf.intel.com with ESMTP; 12 Apr 2021 07:38:30 -0700 From: kan.liang@linux.intel.com To: peterz@infradead.org, mingo@kernel.org, linux-kernel@vger.kernel.org Cc: acme@kernel.org, tglx@linutronix.de, bp@alien8.de, namhyung@kernel.org, jolsa@redhat.com, ak@linux.intel.com, yao.jin@linux.intel.com, alexander.shishkin@linux.intel.com, adrian.hunter@intel.com, ricardo.neri-calderon@linux.intel.com, Kan Liang Subject: [PATCH V6 17/25] perf/x86: Add structures for the attributes of Hybrid PMUs Date: Mon, 12 Apr 2021 07:30:57 -0700 Message-Id: <1618237865-33448-18-git-send-email-kan.liang@linux.intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1618237865-33448-1-git-send-email-kan.liang@linux.intel.com> References: <1618237865-33448-1-git-send-email-kan.liang@linux.intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kan Liang Hybrid PMUs have different events and formats. In theory, Hybrid PMU specific attributes should be maintained in the dedicated struct x86_hybrid_pmu, but it wastes space because the events and formats are similar among Hybrid PMUs. To reduce duplication, all hybrid PMUs will share a group of attributes in the following patch. To distinguish an attribute from different Hybrid PMUs, a PMU aware attribute structure is introduced. A PMU type is required for the attribute structure. The type is internal usage. It is not visible in the sysfs API. Hybrid PMUs may support the same event name, but with different event encoding, e.g., the mem-loads event on an Atom PMU has different event encoding from a Core PMU. It brings issue if two attributes are created for them. Current sysfs_update_group finds an attribute by searching the attr name (aka event name). If two attributes have the same event name, the first attribute will be replaced. To address the issue, only one attribute is created for the event. The event_str is extended and stores event encodings from all Hybrid PMUs. Each event encoding is divided by ";". The order of the event encodings must follow the order of the hybrid PMU index. The event_str is internal usage as well. When a user wants to show the attribute of a Hybrid PMU, only the corresponding part of the string is displayed. Reviewed-by: Andi Kleen Signed-off-by: Kan Liang --- arch/x86/events/core.c | 43 +++++++++++++++++++++++++++++++++++++++++++ arch/x86/events/perf_event.h | 19 +++++++++++++++++++ include/linux/perf_event.h | 12 ++++++++++++ 3 files changed, 74 insertions(+) diff --git a/arch/x86/events/core.c b/arch/x86/events/core.c index ccc639d..ba3736c 100644 --- a/arch/x86/events/core.c +++ b/arch/x86/events/core.c @@ -1861,6 +1861,49 @@ ssize_t events_ht_sysfs_show(struct device *dev, struct device_attribute *attr, pmu_attr->event_str_noht); } +ssize_t events_hybrid_sysfs_show(struct device *dev, + struct device_attribute *attr, + char *page) +{ + struct perf_pmu_events_hybrid_attr *pmu_attr = + container_of(attr, struct perf_pmu_events_hybrid_attr, attr); + struct x86_hybrid_pmu *pmu; + const char *str, *next_str; + int i; + + if (hweight64(pmu_attr->pmu_type) == 1) + return sprintf(page, "%s", pmu_attr->event_str); + + /* + * Hybrid PMUs may support the same event name, but with different + * event encoding, e.g., the mem-loads event on an Atom PMU has + * different event encoding from a Core PMU. + * + * The event_str includes all event encodings. Each event encoding + * is divided by ";". The order of the event encodings must follow + * the order of the hybrid PMU index. + */ + pmu = container_of(dev_get_drvdata(dev), struct x86_hybrid_pmu, pmu); + + str = pmu_attr->event_str; + for (i = 0; i < x86_pmu.num_hybrid_pmus; i++) { + if (!(x86_pmu.hybrid_pmu[i].cpu_type & pmu_attr->pmu_type)) + continue; + if (x86_pmu.hybrid_pmu[i].cpu_type & pmu->cpu_type) { + next_str = strchr(str, ';'); + if (next_str) + return snprintf(page, next_str - str + 1, "%s", str); + else + return sprintf(page, "%s", str); + } + str = strchr(str, ';'); + str++; + } + + return 0; +} +EXPORT_SYMBOL_GPL(events_hybrid_sysfs_show); + EVENT_ATTR(cpu-cycles, CPU_CYCLES ); EVENT_ATTR(instructions, INSTRUCTIONS ); EVENT_ATTR(cache-references, CACHE_REFERENCES ); diff --git a/arch/x86/events/perf_event.h b/arch/x86/events/perf_event.h index 22e13ff..4d94ec9 100644 --- a/arch/x86/events/perf_event.h +++ b/arch/x86/events/perf_event.h @@ -980,6 +980,22 @@ static struct perf_pmu_events_ht_attr event_attr_##v = { \ .event_str_ht = ht, \ } +#define EVENT_ATTR_STR_HYBRID(_name, v, str, _pmu) \ +static struct perf_pmu_events_hybrid_attr event_attr_##v = { \ + .attr = __ATTR(_name, 0444, events_hybrid_sysfs_show, NULL),\ + .id = 0, \ + .event_str = str, \ + .pmu_type = _pmu, \ +} + +#define FORMAT_HYBRID_PTR(_id) (&format_attr_hybrid_##_id.attr.attr) + +#define FORMAT_ATTR_HYBRID(_name, _pmu) \ +static struct perf_pmu_format_hybrid_attr format_attr_hybrid_##_name = {\ + .attr = __ATTR_RO(_name), \ + .pmu_type = _pmu, \ +} + struct pmu *x86_get_pmu(unsigned int cpu); extern struct x86_pmu x86_pmu __read_mostly; @@ -1150,6 +1166,9 @@ ssize_t events_sysfs_show(struct device *dev, struct device_attribute *attr, char *page); ssize_t events_ht_sysfs_show(struct device *dev, struct device_attribute *attr, char *page); +ssize_t events_hybrid_sysfs_show(struct device *dev, + struct device_attribute *attr, + char *page); static inline bool fixed_counter_disabled(int i, struct pmu *pmu) { diff --git a/include/linux/perf_event.h b/include/linux/perf_event.h index 3f7f89e..b832e09 100644 --- a/include/linux/perf_event.h +++ b/include/linux/perf_event.h @@ -1548,6 +1548,18 @@ struct perf_pmu_events_ht_attr { const char *event_str_noht; }; +struct perf_pmu_events_hybrid_attr { + struct device_attribute attr; + u64 id; + const char *event_str; + u64 pmu_type; +}; + +struct perf_pmu_format_hybrid_attr { + struct device_attribute attr; + u64 pmu_type; +}; + ssize_t perf_event_sysfs_show(struct device *dev, struct device_attribute *attr, char *page); -- 2.7.4