Received: by 2002:a05:6a10:17d3:0:0:0:0 with SMTP id hz19csp1841518pxb; Mon, 12 Apr 2021 07:57:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzhTv/DzyRWsJksME0ddW9LvAd3smwLVQjYcoaNcyjFKzEqu/4ckxckWCCSTFHHsNLo3EJ5 X-Received: by 2002:a05:6402:34c4:: with SMTP id w4mr30658684edc.367.1618239422204; Mon, 12 Apr 2021 07:57:02 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1618239422; cv=pass; d=google.com; s=arc-20160816; b=pfaX+YoX8tdQLTdNOp+y90A/AsHo437O71SUDZzJewtKpmKmpHKlopAkTKwn8UhSmZ yax/06EwRs0Gjy4AG4VHiEREM69EaLZRjncHLJFmizE/D7Ag/am2YaUDZ7hS3rb+I1Xb BgU3n0f/5ddljQpv7K7I9De0QK7xz4qPLSt/gPeQ5wBqT/ZxmZMrEoqIgkMfN2yrUL1m p36rcB4iGV5J23FIHCNapUQagt1hdOWGIKdZ6D06F1l+5CjgIopAL8dfUUdiDk8rPfp2 VgjrW9HCiNgTo3TVp0GrrMZyMKkMkncEA3aQgL0GB7QcAEqSTi7Pr+DTvOoT6j9qYQPk XnmQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:to:references:message-id :content-transfer-encoding:cc:date:in-reply-to:from:mime-version :subject:dkim-signature; bh=kBXF27gQ5ambp/CjjnXkp3yDX1JfgJeEl20/GXxeygk=; b=gi98p1fs+k8tnyHepHm6zq/7VCrQuWjA6MXwdajB6ttyX9gVqxglfVFTx/kS6Tc+1h gWVMek4zDZ6z65cqJtWBXN4CBJi1Cqnpa86G6evo52LQ1KTtu4wr0Lj/o1vVA8U8NrIx znaSOeD8I8mc4vpvuZaPXX901GwIPMBk7tEdY2rWKB8lS6dOL4tQAUiC5Q8MvmVrWhWS kJxyPsIXBQtb9tKCcPlcKx2CxhctUUrYJQS7htozi2MHO/WWM4psbGBuwxptfwrUtrv9 XeY6BpJDPDxJPnk7pgNeTkNK/ntoog14vava7VityUaxNGbZiGNcKXYFrNMtF9pp8uyz WHjQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@goldelico.com header.s=strato-dkim-0002 header.b=Vlndu1i3; arc=pass (i=1); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m12si7926244edc.106.2021.04.12.07.56.38; Mon, 12 Apr 2021 07:57:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@goldelico.com header.s=strato-dkim-0002 header.b=Vlndu1i3; arc=pass (i=1); spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239030AbhDLOx3 (ORCPT + 99 others); Mon, 12 Apr 2021 10:53:29 -0400 Received: from mo4-p01-ob.smtp.rzone.de ([85.215.255.54]:30189 "EHLO mo4-p01-ob.smtp.rzone.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237526AbhDLOx2 (ORCPT ); Mon, 12 Apr 2021 10:53:28 -0400 ARC-Seal: i=1; a=rsa-sha256; t=1618239184; cv=none; d=strato.com; s=strato-dkim-0002; b=cNaINwXxnVghLsF8j67RQfipyarpRrXdjRLv08quawZ1JnEvpU3FVbB/Pj21Wtwwvx JoYkADHZNz21L5PrkjmMvyS5ukFhnB8AFk7RaNraR+/IIfs31Pwc4GMALi5bq9eeABAp SlLKvYtu/X+wCjX0nbqp+aODDll5cIlQmszQbp1YeE8XydI8DqugElJYgb46rr55zLzb 8YX+/f3uG7khdihEBgaTSevSzJUd4WR9ue54KOgNAWNcDzs28vIucZHkXY4bx2yQ0tJi kuD7+ydRmgUmY+D4akNsA2xPuBguQBuThTIxgEwR0ETohCLj3pXAzTKTnWQKxRTxKffc fcGQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; t=1618239184; s=strato-dkim-0002; d=strato.com; h=To:References:Message-Id:Cc:Date:In-Reply-To:From:Subject:Cc:Date: From:Subject:Sender; bh=kBXF27gQ5ambp/CjjnXkp3yDX1JfgJeEl20/GXxeygk=; b=X+qBlBZuU75ynEa3CLTA8pcB8WnxTKHbQOkxS5dCwiEkiPj2+TPUv2aqEfOnkGAvlW JmE4z4cPf75iyXPfX+qPO+0JoBPzd6D2IaOW/OXnK7uB1c2ALx8HMUtbhXyNW884GGCS JVoDyLAotA621XesGluRPGXFc9blhckjWx64QvbTcT0ZtdmIoPLAfQs3KTL5s/XfgyOb Bpc15KV3fviXgV+TGx1YELessi+GQbzLBGbh1nh6IMQqVZU42tyoo6RE0VVFGsq+BODh 9emgcjvz0ytJiwy6j4Y++Bzk+xYdBpuKmb6VAIeDZLCgvyTNExLL0RK+DSjcKfZigB8/ N5AA== ARC-Authentication-Results: i=1; strato.com; dkim=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; t=1618239184; s=strato-dkim-0002; d=goldelico.com; h=To:References:Message-Id:Cc:Date:In-Reply-To:From:Subject:Cc:Date: From:Subject:Sender; bh=kBXF27gQ5ambp/CjjnXkp3yDX1JfgJeEl20/GXxeygk=; b=Vlndu1i331aQIWrdU8T6zP7TdERoD9P7I5/w/r3k9BaAuQAj9DuBq9DUf+Nd9D11k+ jYBOW6YpIy+zQt7kwklGf73hsMccpNx8bSZS3uHzWF6wBpR+eD44h+y3xV/WzDxHGWg0 RSZ7/1ls5QBHTuhVRLkzFrcwBN2np1An3zjHsMXwAH0Wc2VQIqAzYeUTQw5N3Dfq60J+ bNlDp1FcRLK8It2k8C8TXK1Jenzp8m+D6y7LB8KR/tC87TVi1dqyQzLDSd7Fg7bnu2A9 jTQm9vAdWdSEJldzz/cH4qLUUxcNPc6kRTvJCW/GzkX5KBLOg3jDH29YoKc66QUhhp+L Yp3Q== Authentication-Results: strato.com; dkim=none X-RZG-AUTH: ":JGIXVUS7cutRB/49FwqZ7WcJeFKiMgPgp8VKxflSZ1P34KBj4Qpw9iZeHmMlw47o5n4=" X-RZG-CLASS-ID: mo00 Received: from imac.fritz.box by smtp.strato.de (RZmta 47.24.0 DYNA|AUTH) with ESMTPSA id Z028d1x3CEr3K3E (using TLSv1 with cipher ECDHE-RSA-AES256-SHA (curve X9_62_prime256v1 with 256 ECDH bits, eq. 3072 bits RSA)) (Client did not present a certificate); Mon, 12 Apr 2021 16:53:03 +0200 (CEST) Subject: Re: [PATCH] drm/ingenic: Fix pixclock rate for 24-bit serial panels Mime-Version: 1.0 (Mac OS X Mail 9.3 \(3124\)) Content-Type: text/plain; charset=iso-8859-1 From: "H. Nikolaus Schaller" In-Reply-To: Date: Mon, 12 Apr 2021 16:53:03 +0200 Cc: David Airlie , Daniel Vetter , Sam Ravnborg , od@zcrc.me, linux-mips@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, stable@vger.kernel.org Content-Transfer-Encoding: quoted-printable Message-Id: <228D0565-DCFF-4314-A4AA-C58EBAD77D22@goldelico.com> References: <20210323144008.166248-1-paul@crapouillou.net> To: Paul Cercueil X-Mailer: Apple Mail (2.3124) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org > Am 12.04.2021 um 16:34 schrieb Paul Cercueil : >=20 > Hi, >=20 > Can I have an ACK for this patch? >=20 > Then I can apply it to drm-misc-next-fixes. >=20 > Cheers, > -Paul >=20 >=20 > Le mar. 23 mars 2021 =E0 14:40, Paul Cercueil a = =E9crit : >> When using a 24-bit panel on a 8-bit serial bus, the pixel clock >> requested by the panel has to be multiplied by 3, since the subpixels >> are shifted sequentially. >> The code (in ingenic_drm_encoder_atomic_check) already computed >> crtc_state->adjusted_mode->crtc_clock accordingly, but clk_set_rate() >> used crtc_state->adjusted_mode->clock instead. >> Fixes: 28ab7d35b6e0 ("drm/ingenic: Properly compute timings when = using a 3x8-bit panel") >> Cc: stable@vger.kernel.org # v5.10 Tested-by: H. Nikolaus Schaller # CI20/jz4780 = (HDMI) and Alpha400/jz4730 (LCD) >> Signed-off-by: Paul Cercueil >> --- >> drivers/gpu/drm/ingenic/ingenic-drm-drv.c | 2 +- >> 1 file changed, 1 insertion(+), 1 deletion(-) >> diff --git a/drivers/gpu/drm/ingenic/ingenic-drm-drv.c = b/drivers/gpu/drm/ingenic/ingenic-drm-drv.c >> index d60e1eefc9d1..cba68bf52ec5 100644 >> --- a/drivers/gpu/drm/ingenic/ingenic-drm-drv.c >> +++ b/drivers/gpu/drm/ingenic/ingenic-drm-drv.c >> @@ -342,7 +342,7 @@ static void ingenic_drm_crtc_atomic_flush(struct = drm_crtc *crtc, >> if (priv->update_clk_rate) { >> mutex_lock(&priv->clk_mutex); >> clk_set_rate(priv->pix_clk, >> - crtc_state->adjusted_mode.clock * 1000); >> + crtc_state->adjusted_mode.crtc_clock * = 1000); >> priv->update_clk_rate =3D false; >> mutex_unlock(&priv->clk_mutex); >> } >> -- >> 2.30.2 >=20 >=20