Received: by 2002:a05:6a10:17d3:0:0:0:0 with SMTP id hz19csp2095343pxb; Mon, 12 Apr 2021 14:21:02 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyeAdK+gOhV1la+RCnqePRxRG5I3C0Ly9+8FinjRzI52Kk9HY6Fw53Nsflgko/Hz9/JLmWJ X-Received: by 2002:a05:6402:716:: with SMTP id w22mr8346301edx.206.1618262461975; Mon, 12 Apr 2021 14:21:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1618262461; cv=none; d=google.com; s=arc-20160816; b=sqzfGE0cfPRiNqFFGz6qxFttpLN9vxBg9WHKjqp4MBW7UQf7E/u3XG3sQyKW+79r4f p2d9jPLdap26kqXR2lUbsOeWN11iBByUfQjdXyycTNQRwKpkMTYnrMMILDbKFnPBGSXm pTwylMON2TvvgS+5EuKkMmM7lTOU4Tky5hKPCKlkntN7vA8ktlHPDSOW8yMgiSnOkMs/ tXH+DCQoEvLX0B5xmHP0M+kGYRqStZgHiVXFnvUrwWQwBB33cJWMprLuPdDpcg0F3PdY DgaNpLmynGjq/+ex1SVHSmcjFMW7Sl98Yg+bbGx0SVlptxsvUvBdZiLijPEuuoBbozhA 8FLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=gfz4QJxqJSbD6q8dsO7dSjeZCm+FIQxz+rHvVzq1i40=; b=cpYpsDvB8h3oEjDW8dWxus97vO/BzTByMjlmyzCeEc8Vf3M2UcAYPW5R5fL49/fJqD pTyiK5BPSZvi0FdF4vOS27/JuDIQ0ApzBwqIwGw7DfHaFIWYcKzRwEdomR1DxUQZwMrU cu3mBsZWNigLEUva7dpWPEL6rs0j/JilOqVtvO8FkR1PntC58ZIse7aVHcniR8Fs7LMc IS6i3HG6l4rZPQWx6Na+7BOJ1YUMg6//7j+P/C+Au4/PFjdspuTnKaD6g4Lqk//LC4cW jwRIEuCEN2ywewLBkm5vZPSDhHzulxPjQyjeahq4TN4sRkhI3FyBYmYx4wLG+Uap/lv8 4wmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=nefSCE6J; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gy25si3198318ejb.576.2021.04.12.14.20.39; Mon, 12 Apr 2021 14:21:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linuxfoundation.org header.s=korg header.b=nefSCE6J; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linuxfoundation.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239831AbhDLJJV (ORCPT + 99 others); Mon, 12 Apr 2021 05:09:21 -0400 Received: from mail.kernel.org ([198.145.29.99]:44464 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239024AbhDLIzX (ORCPT ); Mon, 12 Apr 2021 04:55:23 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 3BDE161207; Mon, 12 Apr 2021 08:54:59 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=linuxfoundation.org; s=korg; t=1618217699; bh=jgcchRaluWdfefFgcWzhdgFzO/l9Na4FFH4ScjZaTZ8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=nefSCE6J1DF02MAL2Lil/XQQa0Vgm0ENQVV45rTYvpc1sSpG9IYJUxWPVByw+7lHe LByr/IK3eFXOapCCpCceHSjUBwJTtIbOWT9vHn9WFCYat8pwp5XTVcGYtEfdTII+af wS0F3fn2M3uqrCs9qDQTqrAKoabp2nUgw5PMMNGA= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, =?UTF-8?q?Oliver=20St=C3=A4bler?= , Fabio Estevam , Rob Herring , Shawn Guo , Sasha Levin Subject: [PATCH 5.10 114/188] arm64: dts: imx8mm/q: Fix pad control of SD1_DATA0 Date: Mon, 12 Apr 2021 10:40:28 +0200 Message-Id: <20210412084017.445069592@linuxfoundation.org> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20210412084013.643370347@linuxfoundation.org> References: <20210412084013.643370347@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Oliver Stäbler [ Upstream commit 5cfad4f45806f6f898b63b8c77cea7452c704cb3 ] Fix address of the pad control register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0) for SD1_DATA0_GPIO2_IO2. This seems to be a typo but it leads to an exception when pinctrl is applied due to wrong memory address access. Signed-off-by: Oliver Stäbler Reviewed-by: Fabio Estevam Acked-by: Rob Herring Fixes: c1c9d41319c3 ("dt-bindings: imx: Add pinctrl binding doc for imx8mm") Fixes: 748f908cc882 ("arm64: add basic DTS for i.MX8MQ") Signed-off-by: Shawn Guo Signed-off-by: Sasha Levin --- arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h | 2 +- arch/arm64/boot/dts/freescale/imx8mq-pinfunc.h | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h b/arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h index 5ccc4cc91959..a003e6af3353 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h +++ b/arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h @@ -124,7 +124,7 @@ #define MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x0A4 0x30C 0x000 0x0 0x0 #define MX8MM_IOMUXC_SD1_CMD_GPIO2_IO1 0x0A4 0x30C 0x000 0x5 0x0 #define MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x0A8 0x310 0x000 0x0 0x0 -#define MX8MM_IOMUXC_SD1_DATA0_GPIO2_IO2 0x0A8 0x31 0x000 0x5 0x0 +#define MX8MM_IOMUXC_SD1_DATA0_GPIO2_IO2 0x0A8 0x310 0x000 0x5 0x0 #define MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x0AC 0x314 0x000 0x0 0x0 #define MX8MM_IOMUXC_SD1_DATA1_GPIO2_IO3 0x0AC 0x314 0x000 0x5 0x0 #define MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x0B0 0x318 0x000 0x0 0x0 diff --git a/arch/arm64/boot/dts/freescale/imx8mq-pinfunc.h b/arch/arm64/boot/dts/freescale/imx8mq-pinfunc.h index b94b02080a34..68e8fa172974 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq-pinfunc.h +++ b/arch/arm64/boot/dts/freescale/imx8mq-pinfunc.h @@ -130,7 +130,7 @@ #define MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0x0A4 0x30C 0x000 0x0 0x0 #define MX8MQ_IOMUXC_SD1_CMD_GPIO2_IO1 0x0A4 0x30C 0x000 0x5 0x0 #define MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x0A8 0x310 0x000 0x0 0x0 -#define MX8MQ_IOMUXC_SD1_DATA0_GPIO2_IO2 0x0A8 0x31 0x000 0x5 0x0 +#define MX8MQ_IOMUXC_SD1_DATA0_GPIO2_IO2 0x0A8 0x310 0x000 0x5 0x0 #define MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x0AC 0x314 0x000 0x0 0x0 #define MX8MQ_IOMUXC_SD1_DATA1_GPIO2_IO3 0x0AC 0x314 0x000 0x5 0x0 #define MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x0B0 0x318 0x000 0x0 0x0 -- 2.30.2