Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Richard Zhu <hongxing.zhu@nxp.com>
To:     Richard Zhu <hongxing.zhu@nxp.com>,
        "shawnguo@kernel.org" <shawnguo@kernel.org>
CC:     "l.stach@pengutronix.de" <l.stach@pengutronix.de>,
        dl-linux-imx <linux-imx@nxp.com>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: RE: [PATCH] arm64: dts: imx8mq-evk: add one regulator used to power
 up pcie phy
Thread-Topic: [PATCH] arm64: dts: imx8mq-evk: add one regulator used to power
 up pcie phy
Thread-Index: AQHXMNedcPPt4bSgyUOcAxLtmIEEW6qzUjBw
Date:   Wed, 14 Apr 2021 03:02:11 +0000
Message-ID: <VI1PR04MB5853835972CB26B529E6FF3E8C4E9@VI1PR04MB5853.eurprd04.prod.outlook.com>
References: <1618367174-30968-1-git-send-email-hongxing.zhu@nxp.com>
 <1618367174-30968-2-git-send-email-hongxing.zhu@nxp.com>
In-Reply-To: <1618367174-30968-2-git-send-email-hongxing.zhu@nxp.com>
Accept-Language: en-US
Content-Language: en-US
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: 32072052-4142-43c1-c3ac-08d8fef1b33c
X-MS-Exchange-CrossTenant-originalarrivaltime: 14 Apr 2021 03:02:11.8903
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: jutvDhDS+0t/1SfL8UKBCVehH5P4lq+7m5L4C/ScI8+XWrViUjpZR/DCTCkEKH74VJW5oqlSXkbtlsNe+N4RFQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB3200
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Shawn:
Regarding Lucas' advice, this patch should be split out and post for you to=
 pick up into DT tree.
Since the other two patches are accepted by PCIe tree now.
Can you help to pick up this patch?
Thanks in advanced.
https://patchwork.kernel.org/project/linux-pci/patch/1616661882-26487-3-git=
-send-email-hongxing.zhu@nxp.com/
https://patchwork.kernel.org/project/linux-pci/patch/1617091701-6444-2-git-=
send-email-hongxing.zhu@nxp.com/

Best Regards
Richard Zhu

> -----Original Message-----
> From: Richard Zhu <hongxing.zhu@nxp.com>
> Sent: Wednesday, April 14, 2021 10:26 AM
> To: shawnguo@kernel.org
> Cc: l.stach@pengutronix.de; dl-linux-imx <linux-imx@nxp.com>;
> linux-arm-kernel@lists.infradead.org; linux-kernel@vger.kernel.org; Richa=
rd
> Zhu <hongxing.zhu@nxp.com>
> Subject: [PATCH] arm64: dts: imx8mq-evk: add one regulator used to power
> up pcie phy
>=20
> Both 1.8v and 3.3v power supplies can be used by i.MX8MQ PCIe PHY.
> In default, the PCIE_VPH voltage is suggested to be 1.8v refer to data sh=
eet.
> When PCIE_VPH is supplied by 3.3v in the HW schematic design, the
> VREG_BYPASS bits of GPR registers should be cleared from default value 1b=
'1
> to 1b'0. Thus, the internal 3v3 to 1v8 translator would be turned on.
>=20
> Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
> Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
> ---
>  arch/arm64/boot/dts/freescale/imx8mq-evk.dts | 1 +
>  1 file changed, 1 insertion(+)
>=20
> diff --git a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts
> b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts
> index 85b045253a0e..4d2035e3dd7c 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mq-evk.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mq-evk.dts
> @@ -318,6 +318,7 @@
>  		 <&clk IMX8MQ_CLK_PCIE1_PHY>,
>  		 <&pcie0_refclk>;
>  	clock-names =3D "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
> +	vph-supply =3D <&vgen5_reg>;
>  	status =3D "okay";
>  };
>=20
> --
> 2.17.1