Received: by 2002:a05:6a10:17d3:0:0:0:0 with SMTP id hz19csp376438pxb; Wed, 14 Apr 2021 18:21:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw3u1VfzgjNSyk8FT0BOKbeFgSAnZSBc2IOiSpJnNmopxGVQOFJhZYz8zfOS9mpSn4EK7/g X-Received: by 2002:a63:120e:: with SMTP id h14mr1126148pgl.48.1618449697515; Wed, 14 Apr 2021 18:21:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1618449697; cv=none; d=google.com; s=arc-20160816; b=X53D3Hs6t3pePrgmf9xdGRBrYoOp4KLomtpRoMZE32kf5pewqIb5FCPYx0ZEwlkhAj Mr9sTdXoE8eey8L9WsZV5GqiDZBXWZJMIp5tUYOhYFxXBCvP3nkg3WN43+lEPRIEdefW HVs06sZFcbqNscBT8P3D1eAAf9Q/Qed2BVq1qA0zld+Agngmj4hC0z+BLHmur9E3T2iW cUtwS/5j7nZMp69GcvI3l9+DtIURpW8ywFe0mcCZJGlIwrj1dbTRdQd3APWGS3oceBBm Tv5d5mjC3iYwkipXrTRAGdyV+DyXsoXP5AE62kjYNCjRaF1Ef3OOUqCaQghIyucmZN5J v7gA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=8aPyvheTo359M1XDribOD0pZhfeuF44YjhQwSBPOIAw=; b=QvFrplv2nGeGz4s/vUJGftUssKeXUVzl4Kp5POAiWFgBYi7tulwQ47SoHV7kwGYnRV FSgeKGqw8iyJcGZB//mM6MU2Tz/wmxIQpvGq4Czm15z62VJa1zapkpgLyPVUez67no+n spgxqIwToc2qxZub/iRX9MtXusROm3To4ytcS0cQJukxOAxz7FwysqWiG8IePYW74ZdR Ty8bPvyjQuV+wRN72RR4qCxcdbM67dsDVRdF45FxdcJlB1+A2NPwKL+RN3eIAw/aEUvg xdMy1CBt69hcWXOTidCYy36au+fjizLWdp0Zsb/FU4PeUzxC9NjubEt3H8/pexLBTT0w kTIg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=hS2JR6sE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j6si1319716pjs.63.2021.04.14.18.21.25; Wed, 14 Apr 2021 18:21:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=hS2JR6sE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229493AbhDOBUC (ORCPT + 99 others); Wed, 14 Apr 2021 21:20:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34924 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229449AbhDOBUB (ORCPT ); Wed, 14 Apr 2021 21:20:01 -0400 Received: from mail-vs1-xe34.google.com (mail-vs1-xe34.google.com [IPv6:2607:f8b0:4864:20::e34]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E924AC061574 for ; Wed, 14 Apr 2021 18:19:37 -0700 (PDT) Received: by mail-vs1-xe34.google.com with SMTP id l8so11335826vsj.13 for ; Wed, 14 Apr 2021 18:19:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=8aPyvheTo359M1XDribOD0pZhfeuF44YjhQwSBPOIAw=; b=hS2JR6sElgLAeSGeeiC5NWKU6wJRmnDZZwZmROkbPRe18b3qtT1n+5v07HhUKGaCpI h42fJ2GHWGoGhhhKrYomCGkV+pb05xvk1n9OUFq5pOBr152EvEXvhdKx+JmLpEPZZVvy LQUPTj550/2FqR3G/xrsZcVXYBV8n6AwO44fY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=8aPyvheTo359M1XDribOD0pZhfeuF44YjhQwSBPOIAw=; b=SjY5BfhojfWk4K1NY4PaLVSIU67WM6NXCJOvRwQEmIcCZ9B+2O4y+chxc+nmT6Tvu1 2SafaCHxECw8pcp2/L6rLSPtEUt6I/5V5OfiwM26os2KXqQ5q+MqY4PR+hsJhJvRFy90 aj4zCs47QgZL+wyii4Jt4DTfixsv31xEc93Cq7J3en+T0ayJP60GPlc9CgnwHXoO3UIY /zEDH0IykaPhGTB/h2ZM85vjqQguMSaWQ5ei7xKXqS0tEPxRVPE/tfCCKdz6V0p3r4xE je/K/1O9maBCVMKsi5l4D75cOhFr80o1tLdNOGBmvlt6o9aXvNpa4l1AqVQO675CSjLP 0A7w== X-Gm-Message-State: AOAM530wHfcWZ+7aW2kVUsvYzEka/CkrvSYCCKB2CEooiqvU7xVHdQy8 N9N6eymeOEb9IJIc8ESdO5sc5xUTWglZLg== X-Received: by 2002:a67:d00d:: with SMTP id r13mr595314vsi.48.1618449576673; Wed, 14 Apr 2021 18:19:36 -0700 (PDT) Received: from mail-ua1-f42.google.com (mail-ua1-f42.google.com. [209.85.222.42]) by smtp.gmail.com with ESMTPSA id k3sm177939vsc.12.2021.04.14.18.19.36 for (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 14 Apr 2021 18:19:36 -0700 (PDT) Received: by mail-ua1-f42.google.com with SMTP id v23so6990039uaq.13 for ; Wed, 14 Apr 2021 18:19:36 -0700 (PDT) X-Received: by 2002:a25:58d5:: with SMTP id m204mr1191125ybb.32.1618449565216; Wed, 14 Apr 2021 18:19:25 -0700 (PDT) MIME-Version: 1.0 References: <20210402222846.2461042-1-dianders@chromium.org> <20210402152701.v3.1.If62a003f76a2bc4ccc6c53565becc05d2aad4430@changeid> In-Reply-To: From: Doug Anderson Date: Wed, 14 Apr 2021 18:19:13 -0700 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v3 01/12] drm/bridge: Fix the stop condition of drm_bridge_chain_pre_enable() To: Laurent Pinchart Cc: Andrzej Hajda , Neil Armstrong , Jonas Karlman , Jernej Skrabec , Sam Ravnborg , Linus W , Bjorn Andersson , Rob Clark , Stephen Boyd , Steev Klimaszewski , Maarten Lankhorst , linux-arm-msm , Stanislav Lisovskiy , Boris Brezillon , Daniel Vetter , David Airlie , Maxime Ripard , Thomas Zimmermann , dri-devel , LKML Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Sun, Apr 4, 2021 at 5:50 PM Laurent Pinchart wrote: > > Hi Doug, > > Thank you for the patch. > > On Fri, Apr 02, 2021 at 03:28:35PM -0700, Douglas Anderson wrote: > > The drm_bridge_chain_pre_enable() is not the proper opposite of > > drm_bridge_chain_post_disable(). It continues along the chain to > > _before_ the starting bridge. Let's fix that. > > > > Fixes: 05193dc38197 ("drm/bridge: Make the bridge chain a double-linked list") > > Signed-off-by: Douglas Anderson > > Reviewed-by: Andrzej Hajda > > --- > > > > (no changes since v1) > > > > drivers/gpu/drm/drm_bridge.c | 3 +++ > > 1 file changed, 3 insertions(+) > > > > diff --git a/drivers/gpu/drm/drm_bridge.c b/drivers/gpu/drm/drm_bridge.c > > index 64f0effb52ac..044acd07c153 100644 > > --- a/drivers/gpu/drm/drm_bridge.c > > +++ b/drivers/gpu/drm/drm_bridge.c > > @@ -522,6 +522,9 @@ void drm_bridge_chain_pre_enable(struct drm_bridge *bridge) > > list_for_each_entry_reverse(iter, &encoder->bridge_chain, chain_node) { > > if (iter->funcs->pre_enable) > > iter->funcs->pre_enable(iter); > > + > > + if (iter == bridge) > > + break; > > This looks good as it matches drm_atomic_bridge_chain_disable(). > > Reviewed-by: Laurent Pinchart Thanks for your review here and several of the other patches. Can you suggest any plan for getting them landed? It would at least be nice to get the non-controversial ones landed. > I'm curious though, given that the bridge passed to the function should > be the one closest to the encoder, does this make a difference ? Yes, that's how I discovered it originally. Let's see. So if I don't have this patch but have the rest of the series then I get a splat at bootup. This shows that dsi_mgr_bridge_pre_enable() must be "earlier" in the chain than my bridge chip. Here's the splat: msm_dsi_host_get_phy_clk_req: unable to calc clk rate, -22 ------------[ cut here ]------------ disp_cc_mdss_ahb_clk status stuck at 'off' WARNING: CPU: 7 PID: 404 at drivers/clk/qcom/clk-branch.c:92 clk_branch_toggle+0x194/0x280 Modules linked in: joydev CPU: 7 PID: 404 Comm: frecon Tainted: G B 5.12.0-rc3-lockdep+ #2 Hardware name: Google Lazor (rev1 - 2) with LTE (DT) pstate: 60400089 (nZCv daIf +PAN -UAO -TCO BTYPE=--) pc : clk_branch_toggle+0x194/0x280 lr : clk_branch_toggle+0x190/0x280 ... Call trace: clk_branch_toggle+0x194/0x280 clk_branch2_enable+0x28/0x34 clk_core_enable+0x2f4/0x6b4 clk_enable+0x54/0x74 dsi_phy_enable_resource+0x80/0xd8 msm_dsi_phy_enable+0xa8/0x4a8 enable_phy+0x9c/0xf4 dsi_mgr_bridge_pre_enable+0x23c/0x4b0 drm_bridge_chain_pre_enable+0xac/0xe4 ti_sn_bridge_connector_get_modes+0x134/0x1b8 drm_helper_probe_single_connector_modes+0x49c/0x1358 drm_mode_getconnector+0x460/0xe98 drm_ioctl_kernel+0x144/0x228 drm_ioctl+0x418/0x7cc drm_compat_ioctl+0x1bc/0x230 __arm64_compat_sys_ioctl+0x14c/0x188 el0_svc_common+0x128/0x23c do_el0_svc_compat+0x50/0x60 el0_svc_compat+0x24/0x34 el0_sync_compat_handler+0xc0/0xf0 el0_sync_compat+0x174/0x180