Received: by 2002:a05:6a10:17d3:0:0:0:0 with SMTP id hz19csp838881pxb; Thu, 15 Apr 2021 07:48:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxrc8X7OgtoakrqruQbKRkQI5K/idBtArukJh6sU9oGACqXcCcy1COHgITY6QiJSg565+3w X-Received: by 2002:a17:90a:2f89:: with SMTP id t9mr4437823pjd.177.1618498109388; Thu, 15 Apr 2021 07:48:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1618498109; cv=none; d=google.com; s=arc-20160816; b=c5Prxzs0wHLIEluXeWcubcJ24brXYZ6IRlCHwCLUqHiVxhg6hpNMov7oZmbg1wLlm5 IIGldbfreswtHtF9/yCwUjzDZjX728cnCLZuO2xhs+t5eY9eQIhCGD0smupAWVTGz3vr tqPQJ4PCTcXizsbsnklHJC0rmdhKyXqDa7xL4CF/NwoJrn7gGx1O5XKAjRPLKwrD6aMF URmxgODQp8P7tR8jyaNJz/jB/h8uL0colHjBSGT+lBcXubagITS2lLNvySnNB5be3UiF Z6dnW1s0YYcAW78YqQNMqewVp4CUWaBMeMflnBGZm+/24rwXUaUNxa3Y5SbCbsM4aOPq 2ZMw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :to:subject; bh=yQHvYQPo8WRSU/tk2XN7aMUPaAFr1WVAB7coRY9a40E=; b=PXNPZBUOFAsQ7/882NjEVDg9D+DEN4Te/EOHbpaVF1Y5j96S+rUYqqgJesMZ0D1HcJ TyYXE0nP9hkLBsp7JKsl8srhZMe7Z4hUIug1hs4brop2LQnXBCRPEqnu0f/3STUvw/lR 8pBvOkrsLAxtFWcum72W3omMtGRyffVpbnBhHYdquUiXJAHTAdE1MwPlWLZM5Lb8nlfF MFb+eZgwE7tsDb9BlEUnJkrqvTu2J4peqY0GZpWkEM02TbYecSseiTrrn7EKl6TpmARE QGsdKqpileGfAWGruAZx0nbgYRA6wBqED5cAyLPX6Jz5PKL0RajI89lIhrpx2NVUZElq 0UIw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a11si3294604pgt.592.2021.04.15.07.48.17; Thu, 15 Apr 2021 07:48:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233450AbhDOOrD (ORCPT + 99 others); Thu, 15 Apr 2021 10:47:03 -0400 Received: from foss.arm.com ([217.140.110.172]:47924 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233311AbhDOOq7 (ORCPT ); Thu, 15 Apr 2021 10:46:59 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id C8F7F106F; Thu, 15 Apr 2021 07:46:34 -0700 (PDT) Received: from [10.57.57.112] (unknown [10.57.57.112]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id B2EC63F73B; Thu, 15 Apr 2021 07:46:32 -0700 (PDT) Subject: Re: [PATCH v4 4/6] perf arm-spe: Assign kernel time to synthesized event To: Leo Yan , Arnaldo Carvalho de Melo , Al Grant , John Garry , Will Deacon , Mathieu Poirier , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Adrian Hunter , Dave Martin , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20210412091006.468557-1-leo.yan@linaro.org> <20210412091006.468557-5-leo.yan@linaro.org> From: James Clark Message-ID: <9036368a-e824-3d63-da5b-54cf32a86aed@arm.com> Date: Thu, 15 Apr 2021 17:46:31 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <20210412091006.468557-5-leo.yan@linaro.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 12/04/2021 12:10, Leo Yan wrote: > In current code, it assigns the arch timer counter to the synthesized > samples Arm SPE trace, thus the samples don't contain the kernel time > but only contain the raw counter value. > > To fix the issue, this patch converts the timer counter to kernel time > and assigns it to sample timestamp. > > Signed-off-by: Leo Yan > --- > tools/perf/util/arm-spe.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/tools/perf/util/arm-spe.c b/tools/perf/util/arm-spe.c > index 23714cf0380e..c13a89f06ab8 100644 > --- a/tools/perf/util/arm-spe.c > +++ b/tools/perf/util/arm-spe.c > @@ -234,7 +234,7 @@ static void arm_spe_prep_sample(struct arm_spe *spe, > struct arm_spe_record *record = &speq->decoder->record; > > if (!spe->timeless_decoding) > - sample->time = speq->timestamp; > + sample->time = tsc_to_perf_time(record->timestamp, &spe->tc); I noticed that in arm_spe_recording_options() the TIME sample bit is set regardless of any options. I don't know of a way to remove this, and if there isn't, does that mean that all the code in this file that looks at spe->timeless_decoding is untested and has never been hit? Unless there is a way to get a perf file with only the AUXTRACE event and no others? I think that one might have no timestamp set. Otherwise other events will always have timestamps so spe->timeless_decoding is always false. > > sample->ip = record->from_ip; > sample->cpumode = arm_spe_cpumode(spe, sample->ip); >