Received: by 2002:a05:6a10:17d3:0:0:0:0 with SMTP id hz19csp233417pxb; Fri, 16 Apr 2021 04:25:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxihP9ZBVqyVotap2Gn5xu99vcEdGNdqobPYzf3P65XHcVZuwlHjvWybwHmL9lnpYQw/Efa X-Received: by 2002:a05:6402:5a:: with SMTP id f26mr9409289edu.285.1618572324823; Fri, 16 Apr 2021 04:25:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1618572324; cv=none; d=google.com; s=arc-20160816; b=H6610e9pMTMxC+hF6kXMT5DLE5wAg55YGQ6Xj+d406ivxRjspE2/L40qfL/rv5r0hJ x5bV6AET1WdEDpL328GTcf2e+/ewy6uYxc/yX/Ik9H2RxwiOFMa6UHrEjCHqF2abgTHn dwJn9wDEVWnxe14cqy7YAjnq8H2luwHr7cU8KMpx3ZhTXkZ2Sr7uUZ9r9KwyNsuL1dOw C47Kqo+beIc+CKO21K2czZcWcmvlgnSdEUeoOu7A/7w3Kq9hgdWkZT90qWH3JWp5lNRx sPntAGQbvpW4xiy+C0u2Eaq+1eiq9vMhMTNw1RapateO/qeKpAVItSPB/H8mgor62De5 qYVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=ExvA516tSI1uPjlpd0sP0ApqkrhUq0TIot/nacJgEHY=; b=ExH1/iHtLtQJIS0W3xZTwx/9XYD8CS7Uddm3peUSMXdAbm7W9XNj7Iw8W6RJPhOal7 IfA/u2csyw6nBVP+bTAyztEt7p5sGyZKPccmAm182zONKbXeBejRGajXGGtgcdAg8CwC WHe4leEUFt6uQNKClAOh6jww6yLr/tTHhsum0k3m5JXU0u9wjnSLHYe3bVa1BVytNCUk ObJmFjo+p5wk6e0ddcYeSsKg7fFCdomtTUG7Bbm/5ZZC+6Wr16P+PSzL/hmxIf6tZWHj sM3YWa4sdhP9OH5q3v+5pMCx1D8a1mJ8yoxDyNvOuyJknXVCCaNkXhfIOtr4Z8oOahSI q6cA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id qo18si4738833ejb.713.2021.04.16.04.25.01; Fri, 16 Apr 2021 04:25:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241869AbhDPJdB (ORCPT + 99 others); Fri, 16 Apr 2021 05:33:01 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:50761 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S241826AbhDPJcx (ORCPT ); Fri, 16 Apr 2021 05:32:53 -0400 X-UUID: 545cf740cc1e4ba7a2584bdaea496853-20210416 X-UUID: 545cf740cc1e4ba7a2584bdaea496853-20210416 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 290145491; Fri, 16 Apr 2021 17:32:26 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs01n1.mediatek.inc (172.21.101.68) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 16 Apr 2021 17:32:24 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 16 Apr 2021 17:32:24 +0800 From: Po-Kai Chi To: Matthias Brugger CC: , , , , CC Hwang , Po-Kai Chi Subject: [PATCH v2 3/4] arm64: dts: add DRAMC node for MT6779 Date: Fri, 16 Apr 2021 17:32:17 +0800 Message-ID: <1618565538-6972-4-git-send-email-pk.chi@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1618565538-6972-1-git-send-email-pk.chi@mediatek.com> References: <1618565538-6972-1-git-send-email-pk.chi@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the DRAMC node for the DRAMC kernel driver. Properties are divided into three categories: - Platform DTS: MediaTek DRAMC platform common part. - Project DTS: Runtime filled in by bootloader according to the board hardware configuration. - Driver level: Hardware-specific register settings, encapsulated as compatible data for better DTS compatibility. Signed-off-by: Po-Kai Chi --- arch/arm64/boot/dts/mediatek/mt6779-evb.dts | 9 +++++++++ arch/arm64/boot/dts/mediatek/mt6779.dtsi | 18 ++++++++++++++++++ 2 files changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt6779-evb.dts b/arch/arm64/boot/dts/mediatek/mt6779-evb.dts index 164f5cb..5d2dde7 100644 --- a/arch/arm64/boot/dts/mediatek/mt6779-evb.dts +++ b/arch/arm64/boot/dts/mediatek/mt6779-evb.dts @@ -29,3 +29,12 @@ &uart0 { status = "okay"; }; + +&dramc { + mediatek,dram-type = <0>; + mediatek,channel-cnt = <2>; + mediatek,rank-cnt = <2>; + mediatek,rank-size = <0x0 0x0>; + mediatek,mr-cnt = <1>; + mediatek,mr = <0x5 0xff>; +}; diff --git a/arch/arm64/boot/dts/mediatek/mt6779.dtsi b/arch/arm64/boot/dts/mediatek/mt6779.dtsi index 9bdf514..28492a0 100644 --- a/arch/arm64/boot/dts/mediatek/mt6779.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt6779.dtsi @@ -206,6 +206,24 @@ clock-names = "devapc-infra-clock"; }; + dramc: dramc@10230000 { + compatible = "mediatek,mt6779-dramc"; + reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */ + <0 0x10240000 0 0x2000>, /* DRAMC AO CHB */ + <0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */ + <0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */ + <0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */ + <0 0x10248000 0 0x2000>; /* DDRPHY AO CHB */ + mediatek,support-channel-cnt = <2>; + mediatek,freq-cnt = <6>; + mediatek,freq-step = <3718 3733>, + <3094 3200>, + <2392 2400>, + <1534 1600>, + <1196 1200>, + <754 800>; + }; + uart0: serial@11002000 { compatible = "mediatek,mt6779-uart", "mediatek,mt6577-uart"; -- 1.7.9.5