Received: by 2002:a05:6a10:17d3:0:0:0:0 with SMTP id hz19csp3217827pxb; Tue, 20 Apr 2021 03:23:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwn9oR3aOKts8OdJkhZy+OiG3W3TcUmWLg4abY4lUsmcVuMrxSWil3vWUlk3aBUAMaWsEEU X-Received: by 2002:a17:90a:6a05:: with SMTP id t5mr4451829pjj.20.1618914180539; Tue, 20 Apr 2021 03:23:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1618914180; cv=none; d=google.com; s=arc-20160816; b=NiFaC5/pr8GHnVyS8oo/AhSFrhzuy++vlybUBo9EGIZjCCU2i+nZl7TW371Atz5Tbd /kJ22I81vQ5dir8rI+J/JwiCcSv3ggZc17tZRqNGbdMGwo8CSJvpzc+SzwY1POpzbj4s hy9SZ+kzWGbtf9YNf6zIAYoxcpTzepuhisXiPc9y3wELFaNLJsJaWO36jn02S6+BTPST Yu/N74vnl9guWzlf0kj7s6CNeqDs6EFmFdV/Q1P4y/lK4D3Lm71hXS34PRpt9Z4DjbdX xV7PJf6TCwjJyVdqQiJQA85nUyjhc7hSE3ppCFV5JxSOzIVD1Q2fy4mnnKtgdzfTuvN9 ai3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:organization:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :ironport-sdr:ironport-sdr; bh=mMnA/RwzFuSRuPXW8AbV1PRgft0O0C1MCeTAR2KXEAI=; b=MaA9pgj4wfW21iw5ZDzkoQg+C5mGzpWVO6TtdSk1vm/98msiiUVi6m3qvUCxshMtyF jFz+4RITOoIGFTfTS1WdLedFzi2QMEDgl2knGkkRw6nHF1SLymaKrTroOPA77rbDoM2a gzfNP0RPRK9DEFM9t3rQjWw3UrYPE6VK5KY7UjJDHY8iEu5NWwQkUN7PVIuhDm9uzKXQ bJ1robYbE+HbeAf3AxVIrqkZV9h0FYz7EbRJELhoU8zY/0Wt0l1P7AUJoWsn4QM7t+62 KGVn4UNaXjocZ6FnyH3vpCifssffYmR1+hBDw3mfh8AZMSd2QGx1SPmeMhV73vkDET9x KDFA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l4si3084828pji.1.2021.04.20.03.22.48; Tue, 20 Apr 2021 03:23:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231509AbhDTKWg (ORCPT + 99 others); Tue, 20 Apr 2021 06:22:36 -0400 Received: from mga03.intel.com ([134.134.136.65]:34809 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230264AbhDTKWg (ORCPT ); Tue, 20 Apr 2021 06:22:36 -0400 IronPort-SDR: KzGZND0pyRSqeUuaOiFQ5W5SSJlo9Cueve3IvLAd6AxoEYJEBYMwh6O91MczocXPm/HYkxD2bN 0F4P0smBo4zA== X-IronPort-AV: E=McAfee;i="6200,9189,9959"; a="195508885" X-IronPort-AV: E=Sophos;i="5.82,236,1613462400"; d="scan'208";a="195508885" Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Apr 2021 03:22:04 -0700 IronPort-SDR: yirMUWERDYce0xR6aBQqunuWlhSFnIXRlQU5SjyFCuQxBxKWw0hY0vuU+H7C/KWlycCWW6xAKN GJqlhKnS51Ow== X-IronPort-AV: E=Sophos;i="5.82,236,1613462400"; d="scan'208";a="463066320" Received: from smile.fi.intel.com (HELO smile) ([10.237.68.40]) by orsmga001-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Apr 2021 03:22:01 -0700 Received: from andy by smile with local (Exim 4.94) (envelope-from ) id 1lYnW2-005iGd-0V; Tue, 20 Apr 2021 13:21:58 +0300 Date: Tue, 20 Apr 2021 13:21:57 +0300 From: Andy Shevchenko To: Bingbu Cao Cc: linux-kernel@vger.kernel.org, stable@vger.kernel.org, linux-pci@vger.kernel.org, iommu@lists.linux-foundation.org, dwmw2@infradead.org, baolu.lu@linux.intel.com, joro@8bytes.org, will@kernel.org, bhelgaas@google.com, rajatja@google.com, grundler@chromium.org, tfiga@chromium.org, senozhatsky@chromium.org, sakari.ailus@linux.intel.com, bingbu.cao@linux.intel.com Subject: Re: [RESEND v2] iommu/vt-d: Use passthrough mode for the Intel IPUs Message-ID: References: <1618886913-6594-1-git-send-email-bingbu.cao@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1618886913-6594-1-git-send-email-bingbu.cao@intel.com> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Apr 20, 2021 at 10:48:33AM +0800, Bingbu Cao wrote: > Intel IPU(Image Processing Unit) has its own (IO)MMU hardware, > The IPU driver allocates its own page table that is not mapped > via the DMA, and thus the Intel IOMMU driver blocks access giving > this error: > > DMAR: DRHD: handling fault status reg 3 > DMAR: [DMA Read] Request device [00:05.0] PASID ffffffff > fault addr 76406000 [fault reason 06] PTE Read access is not set > > As IPU is not an external facing device which is not risky, so use > IOMMU passthrough mode for Intel IPUs. I'm wondering if IPU MMU should be described properly in the DMAR table. -- With Best Regards, Andy Shevchenko