Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Date:   Thu, 22 Apr 2021 16:06:55 +0100
Message-ID: <87mttqicj4.wl-maz@kernel.org>
From:   Marc Zyngier <maz@kernel.org>
To:     Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Cc:     Thomas Gleixner <tglx@linutronix.de>, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v4 1/2] irqchip: Add support for IDT 79rc3243x interrupt controller
In-Reply-To: <20210422145330.73452-1-tsbogend@alpha.franken.de>
References: <20210422145330.73452-1-tsbogend@alpha.franken.de>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/27.1
 (x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
Precedence: bulk

On Thu, 22 Apr 2021 15:53:28 +0100,
Thomas Bogendoerfer <tsbogend@alpha.franken.de> wrote:
> 
> IDT 79rc3243x SoCs have rather simple interrupt controllers connected
> to the MIPS CPU interrupt lines. Each of them has room for up to
> 32 interrupts.
> 
> Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
> ---
> Changes in v4:
>   - changed comaptible string to idt,32434-pic

I have dropped v3 from irq/irqchip-next and picked v4, but please send
patches on top of that version if you have further changes.

Thanks,

	M.

-- 
Without deviation from the norm, progress is not possible.