Received: by 2002:a05:6a10:a841:0:0:0:0 with SMTP id d1csp1073921pxy; Thu, 22 Apr 2021 22:39:16 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw6FCcYODTn6EQIeNCOxW7PcLr6iUrd+hYafDSf27nYS86lNs3DiW4Y3v2VcLbxBTltYZMj X-Received: by 2002:aa7:dd0f:: with SMTP id i15mr2399019edv.12.1619156356362; Thu, 22 Apr 2021 22:39:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1619156356; cv=none; d=google.com; s=arc-20160816; b=izKqnafXXG6daL8FC1j9RXwmbWY6EMFgJMbdSXz5M9wML4qE4IrlHJCKL2uG/CnGdu gw6pKCDQKUmToBHSYfvoSEKaaEYJsjOroriO3uWKnR+jpOS9m2AgZxNn7kXM+4kZ4up+ fG/ydP0IPnGOsWnI7j6ukty2F7W0cKY56H1jnQVLOn0DdHSzdNszURSwb5saTQ9ppVq8 TPeySZiHUe5NM8xqdahZLq8SJ4Aca8cqVwQniWze4LnktR1AxuQhPAf3MSR3Ux3cZgnb bqdmASHfLjXrXB+vD3DvXalSFajgSvgXcpTNEy0O76bt/5QKzUW2hBDsS7TEWkv2p8Yc qv/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:ironport-sdr:ironport-sdr; bh=0TVT9D2JwHTlxKNIVMXS75ZBFZPMjJYGORdlcchoMmc=; b=XyEyFr+TCO4uSPFsNLGckYHTX3j7aMZNdeRWaywdHo+BKQRs73CtP0iPfwEO3sQVwb BGkrRFcjAD+nu3JGKz0DAbYJcdszdqZ9xUIHXibLeBf60XkPxpElfPr8cFqIRloaHGSS 1d9orjQUlkUY01LGD7VyeQ5QW6w5JxFZVI7iNRxFGWV7M6uWURq7B1Uf9ou85ARjNy6q wQgX7YAON6V9yMFh141ps3cjwOpm/3X2Ytqbu4UmnRNb1TM34+rFw6o2DGpdg5TILr3B QCdvXeMXshTpqP253cNDQTGi2MkAgklMqf6t5xpjd+pe4K6crpx4hAQqBMfKSwDhVO6y 5jMQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gx7si4165333ejb.418.2021.04.22.22.38.52; Thu, 22 Apr 2021 22:39:16 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240880AbhDWFiO (ORCPT + 99 others); Fri, 23 Apr 2021 01:38:14 -0400 Received: from mga18.intel.com ([134.134.136.126]:9335 "EHLO mga18.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240743AbhDWFhu (ORCPT ); Fri, 23 Apr 2021 01:37:50 -0400 IronPort-SDR: t5ga4RKZIale5v+9QkeXBll899qVGcv0xUiEUZf/ytplauBWyp3a/JUwKYlt6msVHQRQL1F7Qx /JLlCjkmZ+lQ== X-IronPort-AV: E=McAfee;i="6200,9189,9962"; a="183501831" X-IronPort-AV: E=Sophos;i="5.82,244,1613462400"; d="scan'208";a="183501831" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Apr 2021 22:37:14 -0700 IronPort-SDR: trPMX3C0WmQ8wkN9XOJAheK4iNAgiOTqG2egokw67iUgQW/LctYCxNAbEbniFPjgtkTwakRqIw 8WCiNXuPw0qw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.82,244,1613462400"; d="scan'208";a="386293663" Received: from kbl-ppc.sh.intel.com ([10.239.159.163]) by orsmga006.jf.intel.com with ESMTP; 22 Apr 2021 22:37:12 -0700 From: Jin Yao To: acme@kernel.org, jolsa@kernel.org, peterz@infradead.org, mingo@redhat.com, alexander.shishkin@linux.intel.com Cc: Linux-kernel@vger.kernel.org, ak@linux.intel.com, kan.liang@intel.com, yao.jin@intel.com, Jin Yao Subject: [PATCH v5 14/26] perf stat: Add default hybrid events Date: Fri, 23 Apr 2021 13:35:29 +0800 Message-Id: <20210423053541.12521-15-yao.jin@linux.intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210423053541.12521-1-yao.jin@linux.intel.com> References: <20210423053541.12521-1-yao.jin@linux.intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Previously if '-e' is not specified in perf stat, some software events and hardware events are added to evlist by default. Before: # perf stat -a -- sleep 1 Performance counter stats for 'system wide': 24,044.40 msec cpu-clock # 23.946 CPUs utilized 99 context-switches # 4.117 /sec 24 cpu-migrations # 0.998 /sec 3 page-faults # 0.125 /sec 7,000,244 cycles # 0.000 GHz 2,955,024 instructions # 0.42 insn per cycle 608,941 branches # 25.326 K/sec 31,991 branch-misses # 5.25% of all branches 1.004106859 seconds time elapsed Among the events, cycles, instructions, branches and branch-misses are hardware events. One hybrid platform, two hardware events are created for one hardware event. cpu_core/cycles/, cpu_atom/cycles/, cpu_core/instructions/, cpu_atom/instructions/, cpu_core/branches/, cpu_atom/branches/, cpu_core/branch-misses/, cpu_atom/branch-misses/ These events would be added to evlist on hybrid platform. Since parse_events() has been supported to create two hardware events for one event on hybrid platform, so we just use parse_events(evlist, "cycles,instructions,branches,branch-misses") to create the default events and add them to evlist. After: # perf stat -a -- sleep 1 Performance counter stats for 'system wide': 24,043.99 msec cpu-clock # 23.991 CPUs utilized 139 context-switches # 5.781 /sec 25 cpu-migrations # 1.040 /sec 6 page-faults # 0.250 /sec 10,381,751 cpu_core/cycles/ # 431.782 K/sec 1,264,216 cpu_atom/cycles/ # 52.579 K/sec 3,406,958 cpu_core/instructions/ # 141.697 K/sec 414,588 cpu_atom/instructions/ # 17.243 K/sec 705,149 cpu_core/branches/ # 29.327 K/sec 82,358 cpu_atom/branches/ # 3.425 K/sec 40,821 cpu_core/branch-misses/ # 1.698 K/sec 9,086 cpu_atom/branch-misses/ # 377.891 /sec 1.002228863 seconds time elapsed We can see two events are created for one hardware event. One TODO is, the shadow stats looks a bit different, now it's just 'M/sec'. The perf_stat__update_shadow_stats and perf_stat__print_shadow_stats need to be improved in future if we want to get the original shadow stats. Signed-off-by: Jin Yao --- v5: - Do the same way like when topdown calls parse events for checking result and displayt the error. v4: - No change. tools/perf/builtin-stat.c | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/tools/perf/builtin-stat.c b/tools/perf/builtin-stat.c index 1255af4751c2..3ab4069ff8f0 100644 --- a/tools/perf/builtin-stat.c +++ b/tools/perf/builtin-stat.c @@ -1626,6 +1626,12 @@ static int add_default_attributes(void) { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_BRANCH_INSTRUCTIONS }, { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_BRANCH_MISSES }, +}; + struct perf_event_attr default_sw_attrs[] = { + { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_TASK_CLOCK }, + { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_CONTEXT_SWITCHES }, + { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_CPU_MIGRATIONS }, + { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_PAGE_FAULTS }, }; /* @@ -1863,6 +1869,28 @@ static int add_default_attributes(void) } if (!evsel_list->core.nr_entries) { + if (perf_pmu__has_hybrid()) { + const char *hybrid_str = "cycles,instructions,branches,branch-misses"; + + if (target__has_cpu(&target)) + default_sw_attrs[0].config = PERF_COUNT_SW_CPU_CLOCK; + + if (evlist__add_default_attrs(evsel_list, + default_sw_attrs) < 0) { + return -1; + } + + err = parse_events(evsel_list, hybrid_str, &errinfo); + if (err) { + fprintf(stderr, + "Cannot set up hybrid events %s: %d\n", + hybrid_str, err); + parse_events_print_error(&errinfo, hybrid_str); + return -1; + } + return err; + } + if (target__has_cpu(&target)) default_attrs0[0].config = PERF_COUNT_SW_CPU_CLOCK; -- 2.17.1