Received: by 2002:a05:6a10:a841:0:0:0:0 with SMTP id d1csp4218060pxy; Mon, 26 Apr 2021 22:45:58 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxA9hm4BB6UycbQHRxGnlELU1BSHuDgFrRikd52xjX2aabtx8EmZDC+moG4GLiXMujtOlAV X-Received: by 2002:a17:90b:3511:: with SMTP id ls17mr3163747pjb.209.1619502358239; Mon, 26 Apr 2021 22:45:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1619502358; cv=none; d=google.com; s=arc-20160816; b=XbV3rUbjhQzoKgBFI0CGkKczWOLKaQjAEjYUOplurJBgv+jG8oUy89rQUNGWG2qCP6 O+pLKylLFdgyXykv9iJO+fDFlAxODdmV3EH/xmBRItfe79nBhzbudSDDp7NsA7oLW32C w+7d8EP2nUORykCOXZdLVQUlPnh56wJVsspBgoodnZ0Idwr4KM1bQpxGn5pu4xOH/gAe Ya0+nfk2qKv8shSbKfQBkY2j/O4vMS0VgVGqEwZ39E8FdHK2cjZQtmh4sifySl/9D0zk rUSJoXq3JPnGpj7bs0uZmwaJ2wi98KDdk+Qd7Zi6v5lQgp0J9/0TJ2ZukB0YCaca8dCO +ORg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:message-id:in-reply-to :subject:cc:to:from:date:dkim-signature; bh=SBoQA4Uv7DLmSIXEW0MEX4XHroR9+cpW7ygxQxARLAo=; b=qRtQTEUUTuiTuoTz8a+xeRLmLWDQ/q/XeAJqyyXj8ATOONZPKJE87CFsUjI0MXJFCb pB97kTtO2d4Vuq2Zud6oXXY7w0Vgvi0egUJ6O84UFFWrnbZv3WaarYaf/YRoV0ovDqL7 aMB8/b3khABVpAbK9dmOQ/fQw/4eFWvBWsERWLib2aLbrTkcWzx6coUcGDgx2FzZyIx4 qSenyAq6TL1JZKkIm9FREeK9aOYl3o7uE631KZilDRscza+BPjekojUJlGR21JdXhhP6 V3tBoTmopopLKD/MG2xcj/G7F/FAfgZ3vYb7R48MohaRkc/J8tdToQaq4sKAFfjcHncA 001A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=kHaLqDb9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j76si2649944pfd.225.2021.04.26.22.45.44; Mon, 26 Apr 2021 22:45:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=kHaLqDb9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230169AbhD0FoG (ORCPT + 99 others); Tue, 27 Apr 2021 01:44:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51178 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229535AbhD0FoG (ORCPT ); Tue, 27 Apr 2021 01:44:06 -0400 Received: from mail-ot1-x334.google.com (mail-ot1-x334.google.com [IPv6:2607:f8b0:4864:20::334]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E9413C061574 for ; Mon, 26 Apr 2021 22:43:23 -0700 (PDT) Received: by mail-ot1-x334.google.com with SMTP id x54-20020a05683040b6b02902a527443e2fso3238195ott.1 for ; Mon, 26 Apr 2021 22:43:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=date:from:to:cc:subject:in-reply-to:message-id:references :mime-version; bh=SBoQA4Uv7DLmSIXEW0MEX4XHroR9+cpW7ygxQxARLAo=; b=kHaLqDb9tPK/cTtDQL0jqdvZRKyp6ozWs6a07TXO50e4DzhJRW54tzEwyPqkOd+Idu Xvl17n/e7iD87kfE0YkYBAdQLD9mL5bOeEh5hkOL3zP+TpdiDzWhOD887gBXvphNHgRc zzt/V0DygwckYPy3lCMyBQOeeuJcoWVX2mb9IrgiC/AZDMAZ7Vq4r8dkJKLuK9F3iYr3 Tn9H5Cs3VmpFCzOXzTTYLxmWedMHZ8xc6BXzyy1FvNTr3qFh9SCzxyNamEvwADo1s6yF m1y3o5G1g2oX+iwea+tzpr+bLoNX2MPGWXtjaSDEFs8iuygZGozipJ7ADWhxAF3H/jHV FLBQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:in-reply-to:message-id :references:mime-version; bh=SBoQA4Uv7DLmSIXEW0MEX4XHroR9+cpW7ygxQxARLAo=; b=oK4l3mXlDnBRvI8zqZi2ILcJ5mvL6sRQXhJKj6ubvkxkpHVq0cqaJWfYi7e6HMLMO6 KKKZufNGF5JRb4xUiSG7oenNfc88YzLcKfJHBb4h7WiBG2w96CqHzeRpAYc/TOJrPZ9a Ot0A3H2YcbvhtFFBNfElq/YzVdTNF5FYhF5duLmnQd/+Tvwp5a5Zy5+UZL1fTjLeY2l2 1vjA5H6GNdpjfhh4dbdmfOqcBu7grYFJUwSPOeNUdWzlbeHUBftq0jL1KlTBYHUJNchO RP12sF/8rtozciqBaiIqAIebRKfEjVZLIjEvx/X41THauOLbVWVGUIyt7vjiZni4McIi 03sw== X-Gm-Message-State: AOAM531m9/iakO+buUJpfQfF4jwIn1XoMQXRwFjSyTzXyeXocpkVRKoQ vACaFfgm8Goiyf30TWoK19pcsw== X-Received: by 2002:a9d:7b42:: with SMTP id f2mr4567984oto.267.1619502203160; Mon, 26 Apr 2021 22:43:23 -0700 (PDT) Received: from localhost ([2601:8c4:0:1be::1e4]) by smtp.gmail.com with ESMTPSA id g3sm1097006otq.50.2021.04.26.22.43.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Apr 2021 22:43:19 -0700 (PDT) Date: Mon, 26 Apr 2021 22:43:18 -0700 (PDT) From: Paul Walmsley To: Palmer Dabbelt cc: pbonzini@redhat.com, anup@brainfault.org, Anup Patel , aou@eecs.berkeley.edu, graf@amazon.com, Atish Patra , Alistair Francis , Damien Le Moal , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v16 00/17] KVM RISC-V Support In-Reply-To: Message-ID: <5b988c4e-25e9-f2b9-b08d-35bc37a245e4@sifive.com> References: MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 9 Apr 2021, Palmer Dabbelt wrote: > On Wed, 31 Mar 2021 02:21:58 PDT (-0700), pbonzini@redhat.com wrote: > > > Palmer, are you okay with merging RISC-V KVM? Or should we place it in > > drivers/staging/riscv/kvm? > > I'm certainly ready to drop my objections to merging the code based on > it targeting a draft extension, but at a bare minimum I want to get a > new policy in place that everyone can agree to for merging code. I've > tried to draft up a new policy a handful of times this week, but I'm not > really quite sure how to go about this: ultimately trying to build > stable interfaces around an unstable ISA is just a losing battle. I've > got a bunch of stuff going on right now, but I'll try to find some time > to actually sit down and finish one. > > I know it might seem odd to complain about how slowly things are going > and then throw up another roadblock, but I really do think this is a > very important thing to get right. I'm just not sure how we're going to > get anywhere with RISC-V without someone providing stability, so I want > to make sure that whatever we do here can be done reliably. If we don't > I'm worried the vendors are just going to go off and do their own > software stacks, which will make getting everyone back on the same page > very difficult. I sympathize with Paolo, Anup, and others also. Especially Anup, who has been updating and carrying the hypervisor patches for a long time now. And also Greentime, who has been carrying the V extension patches. The RISC-V hypervisor specification, like several other RISC-V draft specifications, is taking longer to transition to the officially "frozen" stage than almost anyone in the RISC-V community would like. Since we share this frustration, the next questions are: - What are the root causes of the problem? - What's the right forum to address the root causes? To me, the root causes of the problems described in this thread aren't with the arch/riscv kernel maintenance guidelines, but rather with the RISC-V specification process itself. And the right forum to address issues with the RISC-V specification process is with RISC-V International itself: the mailing lists, the participants, and the board of directors. Part of the challenge -- not simply with RISC-V, but with the Linux kernel or any other community -- is to ensure that incentives (and disincentives) are aligned with the appropriately responsible parts of the community. And when it comes to specification development, the right focus to align those incentives and disincentives is on RISC-V International. The arch/riscv patch acceptance guidelines are simply intended to ensure that the definition of what is and isn't RISC-V remains clear and unambiguous. Even though the guidelines can result in short-term pain, the intention is to promote long-term stability and sustainable maintainability - particularly since the specifications get baked into hardware. We've observed that attempting to chase draft specifications can cause significant churn: for example, the history of the RISC-V vector specification illustrates how a draft extension can undergo major, unexpected revisions throughout its journey towards ratification. One of our responsibilities as kernel developers is to minimize that churn - not simply for our own sanity, or for the usability of RISC-V, but to ensure that we remain members in good standing of the broader kernel community. Those of us who were around for the ARM32 and ARM SoC kernel accelerando absorbed strong lessons in maintainability, and I doubt anyone here is interested in re-learning those the hard way. RVI states that the association is open to community participation. The organizations that have joined RVI, I believe, have a strong stake in the health of the RISC-V ecosystem, just as the folks have here in this discussion. If the goal really is to get quality specifications out the door faster, then let's focus the energy towards building consensus towards improving the process at RISC-V International. If that's possible, the benefits won't only accrue to Linux developers, but to the entire RISC-V hardware and software development community at large. If nothing else, it will be an interesting test of whether RISC-V International can take action to address these concerns and balance them with those of other stakeholders in the process. - Paul