Received: by 2002:a05:6a10:a841:0:0:0:0 with SMTP id d1csp1486166pxy; Thu, 29 Apr 2021 08:04:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyhahoLpgIsWpoZV4CpLIzdB5sAhETklXEJXSexb5VV62kulrXlgNBXYt0Numh8Z+i0ESPz X-Received: by 2002:a63:2226:: with SMTP id i38mr106012pgi.215.1619708676784; Thu, 29 Apr 2021 08:04:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1619708676; cv=none; d=google.com; s=arc-20160816; b=wnOkSfKFGnCMOAMJG2/KIc7IiBoi6wCUzKrSM9H/AS6jNR1w8umOzhHt0n11eiwtR3 CPIg3Qex0MUoQhtoWyG+2+U0x6Gml0gf9awjkdWaIl3QgFiU7RvxKNy0abAyxlBeQYtH Uumuj0XNQ09E+/97K6sZnZncxe5z9DJNnYG1xC+rURnaU2IQtUKtTFFgvrSO5gFuP6WB GqLtw+t6nTab2KXlfbpQV5C90/aPnGsnt+ZzhIUYyfVtUdmE9h8Adfad6xX20wRMpnj3 133kuM02GkPnkT1TkHKyct5xuXrJb6EkF1mm86QdTWgKFn1FLLmf5PbYF/Fm4sSpFPN5 4Qag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=XKzTGaXq5BgNlLNQghWJCOtAajFRMnz38uWkb37Btq0=; b=fomJl0yGjGfQdFEfiIK0Fgj0b5+qoxAdw8FeW8C1r4lubAX/RztolGVaole9HP1HEz sVt8kt+T7RVqyjBXsUAlZybNSMUPOHXzETXfatjmpQ7Lo/oVrIDp14BoYm2XQBzqgCSI FwPVj+XodcSfQh6eq2zJaHTis2/hnzzM5MB0MwPHnY9w9jRUFlu0q8oWUK8gl0wYmiY+ hrSTE2BkPxM5QWBKnMWd6SryGvyO1k46FfLx8KnJKVI6O+3ymHeatgee5wJGETl6bspk JNvNE7KutQW8EpVCg+CUu9mfTXjfCcztaLlZZQvRq5bu0AYGgOQZ35gECSM7NEz+EJ7b asjw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=vdjfp6T9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g1si165366pgp.134.2021.04.29.08.04.19; Thu, 29 Apr 2021 08:04:36 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=vdjfp6T9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240632AbhD2PCI (ORCPT + 99 others); Thu, 29 Apr 2021 11:02:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47686 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240611AbhD2PCH (ORCPT ); Thu, 29 Apr 2021 11:02:07 -0400 Received: from mail-pf1-x42a.google.com (mail-pf1-x42a.google.com [IPv6:2607:f8b0:4864:20::42a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D4FF1C06138C for ; Thu, 29 Apr 2021 08:01:20 -0700 (PDT) Received: by mail-pf1-x42a.google.com with SMTP id c17so11652422pfn.6 for ; Thu, 29 Apr 2021 08:01:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=XKzTGaXq5BgNlLNQghWJCOtAajFRMnz38uWkb37Btq0=; b=vdjfp6T9ELO/U/TE5+KkR/ljxb5dDEpn3eDZXxEznvnTdj+ZlDuigDbJwQjcvfNe2f 1RcVpsKvKgb/ZD7swSBbi63tgsGSduD86CHVXwlIuLk/ujREs7DH0bElJskIzdbDFvhW mYUOe3rnGk8q9s477H8WBr/1YeX2hfIOawdSqcwQEfKVhmj+kC8adnIDT4lYJoknNNhP QCLIRTG94fjMOCZF4jRqd5AmS+SKMXDwY83iJp7jm8KQAH0WGSnot94JmMopYJA428aS gut3YCjn5qIm5pyTaXBrEXnhZ4QOx10MH/XmrW3l9W2XmLalk+ihm3ZQxs7DauIo53e9 4QUQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=XKzTGaXq5BgNlLNQghWJCOtAajFRMnz38uWkb37Btq0=; b=nWK0f75msuv89RlKPesaZ00R1wNT4G2ytNWgMh4+saN6xMEdQ8PwB03p+rUKPujR39 1XXrgpSBZmtj9ojPIoxobyTia9kIjcOBnaa7TzdSjqN2QtDky+jEojhItH+WMxIVKItw UTGdOfB0OmigzgHb5RyvhBWf8Q/C+xNPFdoMm7Gn3X9DquOFcVt4Zy7CQFbkvO4qF+/e nNeMNDALSBFQlDAqE2lGquuWtk9KZM/i9MYIaRVIKBqReEX4+0PqhpnktUzsimEUSZOf sbG0mjKoEQvA8rFuxXKqi4WgR7d4JjFJ+dO+RwYWmTF8bv0d6i6M2L7pg/Lt82bS+lwT MyDQ== X-Gm-Message-State: AOAM531H8mcstmov2sTpGtRGToSJ+CH+5UPulz3jAwLlCVBtVFd4Bb86 wjXFaQARzwEoMln01IwcIm4/Yw== X-Received: by 2002:a62:55c6:0:b029:21c:4dfc:d6e2 with SMTP id j189-20020a6255c60000b029021c4dfcd6e2mr127505pfb.60.1619708479686; Thu, 29 Apr 2021 08:01:19 -0700 (PDT) Received: from localhost ([204.124.180.30]) by smtp.gmail.com with ESMTPSA id f135sm2726924pfa.102.2021.04.29.08.01.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Apr 2021 08:01:19 -0700 (PDT) From: Leo Yan To: Arnaldo Carvalho de Melo , James Clark , John Garry , Will Deacon , Mathieu Poirier , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , linux-arm-kernel@lists.infradead.org, linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org, Al Grant Cc: Leo Yan Subject: [PATCH v1 3/3] perf arm-spe: Enable timestamp for per-cpu mode Date: Thu, 29 Apr 2021 23:01:00 +0800 Message-Id: <20210429150100.282180-4-leo.yan@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210429150100.282180-1-leo.yan@linaro.org> References: <20210429150100.282180-1-leo.yan@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org For per-cpu mmap, it should enable timestamp tracing for Arm SPE; this is helpful for samples correlation. To automatically enable the timestamp, a helper arm_spe_set_timestamp() is introduced for setting "ts_enable" format bit. Signed-off-by: Leo Yan --- tools/perf/arch/arm64/util/arm-spe.c | 33 ++++++++++++++++++++++++++-- 1 file changed, 31 insertions(+), 2 deletions(-) diff --git a/tools/perf/arch/arm64/util/arm-spe.c b/tools/perf/arch/arm64/util/arm-spe.c index f6eec0900604..dae115dd458e 100644 --- a/tools/perf/arch/arm64/util/arm-spe.c +++ b/tools/perf/arch/arm64/util/arm-spe.c @@ -14,6 +14,7 @@ #include "../../../util/cpumap.h" #include "../../../util/event.h" #include "../../../util/evsel.h" +#include "../../../util/evsel_config.h" #include "../../../util/evlist.h" #include "../../../util/session.h" #include // page_size @@ -32,6 +33,29 @@ struct arm_spe_recording { struct evlist *evlist; }; +static void arm_spe_set_timestamp(struct auxtrace_record *itr, + struct evsel *evsel) +{ + struct arm_spe_recording *ptr; + struct perf_pmu *arm_spe_pmu; + struct evsel_config_term *term = evsel__get_config_term(evsel, CFG_CHG); + u64 user_bits = 0, bit; + + ptr = container_of(itr, struct arm_spe_recording, itr); + arm_spe_pmu = ptr->arm_spe_pmu; + + if (term) + user_bits = term->val.cfg_chg; + + bit = perf_pmu__format_bits(&arm_spe_pmu->format, "ts_enable"); + + /* Skip if user has set it */ + if (bit & user_bits) + return; + + evsel->core.attr.config |= bit; +} + static size_t arm_spe_info_priv_size(struct auxtrace_record *itr __maybe_unused, struct evlist *evlist __maybe_unused) @@ -120,9 +144,14 @@ static int arm_spe_recording_options(struct auxtrace_record *itr, */ evlist__to_front(evlist, arm_spe_evsel); - /* In the case of per-cpu mmaps, sample CPU for AUX event. */ - if (!perf_cpu_map__empty(cpus)) + /* + * In the case of per-cpu mmaps, sample CPU for AUX event; + * also enable the timestamp tracing for samples correlation. + */ + if (!perf_cpu_map__empty(cpus)) { evsel__set_sample_bit(arm_spe_evsel, CPU); + arm_spe_set_timestamp(itr, arm_spe_evsel); + } /* Add dummy event to keep tracking */ if (opts->full_auxtrace) { -- 2.25.1