Received: by 2002:a05:6a10:a852:0:0:0:0 with SMTP id d18csp3531979pxy; Tue, 4 May 2021 04:33:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz4hLSbNNeg+wh4UaNJla0VllARFOJC5Sh/XxOv9OrLeKtCc6aDpXDR1VNKIUR2BUEKDkL+ X-Received: by 2002:a17:906:5acd:: with SMTP id x13mr20688025ejs.243.1620127979789; Tue, 04 May 2021 04:32:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620127979; cv=none; d=google.com; s=arc-20160816; b=gBlwkoYBWIUIMLRYxPFB2pMvzdd3xDtu+oLFm0rCqGVedjUw51DLrkYq5lYsrzY3QK wwNK93U22tvGjogYzcmaoupRjpRow576d23j8NFPx+m4ouCqoqPP7O27d1QDtdBeZHSo 2KAeX2mbASe9f/lZ13tOXpDkMgsHrh0MbR4+wMFf90UyzwdEQFRg+kjy6t2VbEAhu14o SlwMT9yTa/reJ9WqhfYIubSEkk0lKAfVmxLu05jLEgwKhGtjU/elnU5cOkga2z7fWbQs HGL//g9K2lPuLCXg1Jbt3yLmE4tcps9P+YvE19zGQ8pziBGI7381/lPmTQOGOm5/aGYI WPyA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=VfYcnVU4MdwJhFkUH+NCeESS55eiaWE/Qpa45fYgsX4=; b=j0YMKD+pblcf6nRk01Bb43x8ywWBcNW0VlWh/++gMwBk3MgYLws1kiIL9rZmAwvSK4 GGrpsTm+9WSVKy71dXD9AJnSwoWgRE4HgHNJuVKgKyLajMhfOy93Whzhjy0rAanEHK55 qKXbv6SE+Il0myDBSvEKvga+NlV04LuNw0Lj6VG25KQJyAEcv6FPOZvQei4wJrGulJb5 mXpkFEFfGKc0Uyx7pb1KAGw5gUd7VzCVMwdtxaNO8RSeiLW+oQEXVRFcIzz88GW9Sf1M Qi1zwTgrZEv+aqBnj3wRcRu/Pnvg8xWNdP8uSgtoNNmZxo6H+1ViC8b8v2zwInm/X/Fh cMrg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i25si2236324ejc.18.2021.05.04.04.32.27; Tue, 04 May 2021 04:32:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230153AbhEDL3x (ORCPT + 99 others); Tue, 4 May 2021 07:29:53 -0400 Received: from foss.arm.com ([217.140.110.172]:57058 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229903AbhEDL3v (ORCPT ); Tue, 4 May 2021 07:29:51 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 5C159D6E; Tue, 4 May 2021 04:28:56 -0700 (PDT) Received: from e123427-lin.arm.com (unknown [10.57.46.190]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 908CA3F73B; Tue, 4 May 2021 04:28:51 -0700 (PDT) From: Lorenzo Pieralisi To: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, paul.walmsley@sifive.com, devicetree@vger.kernel.org, linux-pci@vger.kernel.org, hayashi.kunihiko@socionext.com, sboyd@kernel.org, vidyas@nvidia.com, aou@eecs.berkeley.edu, helgaas@kernel.org, linux-clk@vger.kernel.org, bhelgaas@google.com, zong.li@sifive.com, hes@sifive.com, alex.dewar90@gmail.com, erik.danie@sifive.com, jh80.chung@samsung.com, Greentime Hu , mturquette@baylibre.com, p.zabel@pengutronix.de, robh+dt@kernel.org, khilman@baylibre.com Cc: Lorenzo Pieralisi Subject: Re: [PATCH v6 0/6] Add SiFive FU740 PCIe host controller driver support Date: Tue, 4 May 2021 12:28:45 +0100 Message-Id: <162012762098.17915.18389066004997041156.b4-ty@arm.com> X-Mailer: git-send-email 2.26.1 In-Reply-To: <20210504105940.100004-1-greentime.hu@sifive.com> References: <20210504105940.100004-1-greentime.hu@sifive.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 4 May 2021 18:59:34 +0800, Greentime Hu wrote: > This patchset includes SiFive FU740 PCIe host controller driver. We also > add pcie_aux clock and pcie_power_on_reset controller to prci driver for > PCIe driver to use it. > > This is tested with e1000e: Intel(R) PRO/1000 Network Card, AMD Radeon R5 > 230 graphics card and SP M.2 PCIe Gen 3 SSD in SiFive Unmatched based on > v5.11 Linux kernel. > > [...] Applied to pci/risc-v, thanks. [1/6] clk: sifive: Add pcie_aux clock in prci driver for PCIe driver https://git.kernel.org/lpieralisi/pci/c/c61287bf17 [2/6] clk: sifive: Use reset-simple in prci driver for PCIe driver https://git.kernel.org/lpieralisi/pci/c/e4d368e0b6 [3/6] MAINTAINERS: Add maintainers for SiFive FU740 PCIe driver https://git.kernel.org/lpieralisi/pci/c/2da0dd5e30 [4/6] dt-bindings: PCI: Add SiFive FU740 PCIe host controller https://git.kernel.org/lpieralisi/pci/c/43cea116be [5/6] PCI: fu740: Add SiFive FU740 PCIe host controller driver https://git.kernel.org/lpieralisi/pci/c/d5f9eb3dbb [6/6] riscv: dts: Add PCIe support for the SiFive FU740-C000 SoC https://git.kernel.org/lpieralisi/pci/c/dc69e229c1 Thanks, Lorenzo