Received: by 2002:a05:6a10:a852:0:0:0:0 with SMTP id d18csp277760pxy; Wed, 5 May 2021 01:50:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwzwVVeyhuG5bjiURkYK6bCzzu0XhIl1OoXwfVire1TRuZgOxtLvP1mk17ed5KVlBMmQMdA X-Received: by 2002:a05:6a00:d46:b029:28e:f126:9c08 with SMTP id n6-20020a056a000d46b029028ef1269c08mr3082556pfv.60.1620204634150; Wed, 05 May 2021 01:50:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620204634; cv=none; d=google.com; s=arc-20160816; b=uERWhN34Xx7nBzFcVPdiQrx03XC/pOgaQ2Jq0RYpDDIkKmrSn+D7dHAsFl7ETL1ThO olHtFNV60BH8vitfWFyV9m8v8urgXEspxFG/vGBX6AXckLKIaIozp3X1ziIZ9NbPIdWb RR/3ZCKx3p7oOOthYw+IYCGLh2jLMRB9AzYST9fipGtIuJUZ6Pyvhmpm8p0lfSWPK6yH /TP2u6M37LQ66uLFvITf8A+raMrBhC9J49MUtcn/OWEm0CjEbf+UgOoymtbqMuCRC4r1 8Yh18ykiHQ96X4FBvmXQ834GSEHh7FvzI+l08fHA+Y17L68Euj6PFBIDEQQed5PeuVAw v7/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=bheDFMLNMb+Ut4dD1/SvUxlTTItzXCgvnhE6o5O1AQc=; b=rjl8f+6KUtkqmmL6f8RWpdUk6+trBs8e1FsFmxrzxRh5wJjmB3RL0/mXFuwFSmPXVE 74+xvYJARXnmXmDPVqzJWrHmYGvcXUpv6uDNiR+olMmSiwTZu7fNyfOH2NAOUiHilqtt I9CBfXX1FnhA3pdHJ/yk7huX2oddS4I3GrjZ7YTU5cvWKtPoL7gUOKDuhG6g5EGPqTSp 3b+KK6uMPJYuOLA/5ufKlPo3Hmj+Y6jc8qrCFBs3wg6xDQl2VEsTgE4224zAqCB04nP7 e/wqbSlSnY54qpapot2pS5DhjOAqTwOhvg0rd4tHmBmAXfI9sd9Q1D9fvGrF3aiGU47F /eDQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f9si6423723pge.329.2021.05.05.01.50.21; Wed, 05 May 2021 01:50:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232159AbhEEIuP (ORCPT + 99 others); Wed, 5 May 2021 04:50:15 -0400 Received: from foss.arm.com ([217.140.110.172]:40612 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231430AbhEEIuO (ORCPT ); Wed, 5 May 2021 04:50:14 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 6B7F2D6E; Wed, 5 May 2021 01:49:18 -0700 (PDT) Received: from bogus (unknown [10.57.61.118]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 74E243F70D; Wed, 5 May 2021 01:49:16 -0700 (PDT) Date: Wed, 5 May 2021 09:49:08 +0100 From: Sudeep Holla To: Sibi Sankar Cc: bjorn.andersson@linaro.org, viresh.kumar@linaro.org, Sudeep Holla , swboyd@chromium.org, agross@kernel.org, robh+dt@kernel.org, rjw@rjwysocki.net, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, dianders@chromium.org, mka@chromium.org Subject: Re: [PATCH 2/2] arm64: dts: qcom: sc7280: Add cpu OPP tables Message-ID: <20210505084908.3lynedmblmqagr72@bogus> References: <1619792901-32701-1-git-send-email-sibis@codeaurora.org> <1619792901-32701-3-git-send-email-sibis@codeaurora.org> <20210504144215.svmrmmsy4jtoixzv@bogus> <1fc9fb8d9a94909ff9b7b76d598bd266@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1fc9fb8d9a94909ff9b7b76d598bd266@codeaurora.org> User-Agent: NeoMutt/20171215 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Sibi, On Tue, May 04, 2021 at 11:55:10PM +0530, Sibi Sankar wrote: > Hey Sudeep, > > Thanks for the review! > > On 2021-05-04 20:12, Sudeep Holla wrote: [...] > > > > NACK, this breaks if there is a mismatch from what is read from the > > hardware and what is presented in this table above. Either add it from the > > some bootloader or other boot code to this table reading from the > > hardware/firmware or find a way to link them without this. > > > > Sorry I had warned long back about this when such links were discussed > > as part of interconnect binding. > > Not sure why this warrants a NACK, as this was consensus for mapping cpu > freq to DDR/L3 bandwidth votes. (We use the same solution on SDM845 and > SC7180). The opp tables are optional and when specified puts in votes for > DDR/L3. In the future the table can be safely dropped when more useful > devfreq governors are upstreamed. > cpufreq: qcom: Don't add frequencies without an OPP (You can always add commit sha to make it easy to search) But I am not sure how this is related to the above commit anyways. > > I guess your main concern for breakage is ^^ commit? The original design is > to list a super set of frequencies supported by all variants of the SoC > along with the required DDR/L3 bandwidth values. When we run into > non-documented frequency we just wouldn't put in bw votes for it which > should be fine since the entire opp_table is optional. If this is the reason > for the NACK I can try get it reverted with Matthias's ack. No my main concern is this platform uses "qcom-cpufreq-hw" driver and the fact that the OPPs are retrieved from the hardware lookup table invalidates whatever we have in DT. In short it will be junk and becomes obsolete. So what I suggested before is still valid. You simply can't have static OPP tables in the DT for this platform. Do get some boot code to fetch the same from the h/w LUT and patch to the DT or figure out any other way to manage dynamically. So NACK still stands for static addition of OPPs to the DT as in this patch. -- Regards, Sudeep