Received: by 2002:a05:6a10:a852:0:0:0:0 with SMTP id d18csp297840pxy; Wed, 5 May 2021 02:26:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzgiof5I6DtJ6cQW32oYKA/kqfQLPbRKHKFY1gzjV1HC19gs43FBfW4dcFX8rOlUTvgClTo X-Received: by 2002:a05:6402:8d3:: with SMTP id d19mr31122264edz.302.1620206769428; Wed, 05 May 2021 02:26:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620206769; cv=none; d=google.com; s=arc-20160816; b=KiUUcdBUDEJxnV5tcw7s0g81ZxOthXrh1NnQD/8rDRijHPlBvfDF3fvCcs76SY8Ito Xbj1r9hxQ1J71R2FWGDXt2RsFtrfoaIQDMqxIGJgzbGNxDR9ipmvY3goVcMJe4yOWlRi kVLE/Eh5bm3JAVbNIbd1UNNauLjl0QZo2/qJRU12K7oc/7hTyXw/pVyV0DyEt+nZu05m mjjKMPhhHlYrct0pQMAP4zrvoBJdyuaH44vm1eFVpdJMnNkLedAR9IY7i7V8loIaJpZc TcfrDB9dNQhpz7tLoCarRyV5eBz2nERQPTdBj/Y1XUMde3uUtog5cKJmVhx1UFkRoucM xz/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=aco7qhXDMM0M1cE2631OP5sVN1mC+7RHgGr39EEUB9Q=; b=vEAEQwSnSpPRIYgzAvSEnv3lGwrztl0lhk8FbD4vaxmm614KCxXOiBn22B2AD5Fiit eG0TIis3avR0o1HaIweHbilMZnJU0UWMlAwz7M2GRySOeMKpX/RvcPBgdN2ZWeSLcAiA Yoba4jgrK4SN2f/m1NRHu7I8qC/bOuDQSPoalqPWi90PHnjPIn5t/OFPFMqP1itLtlNk 6guLQLLZLtccYI4aLLlXwGZRy5PoLbJPmag02Ll46diPNeTRtUFwluqUNYk+QJL1rmQe /cT7BpewJvOXNksfUrAen98CVwwaB6BncBQMWIBy3fn3y0xR0jpTWWeMSLJB0VyyDyhS kgkg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q11si2282657edd.19.2021.05.05.02.25.45; Wed, 05 May 2021 02:26:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233004AbhEEJX0 (ORCPT + 99 others); Wed, 5 May 2021 05:23:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53562 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232136AbhEEJW4 (ORCPT ); Wed, 5 May 2021 05:22:56 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AA20EC061374 for ; Wed, 5 May 2021 02:20:40 -0700 (PDT) Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1leDhn-0005Xc-1w; Wed, 05 May 2021 11:20:31 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1leDhj-0002eR-RX; Wed, 05 May 2021 11:20:27 +0200 From: Oleksij Rempel To: Woojung Huh , UNGLinuxDriver@microchip.com, Andrew Lunn , Florian Fainelli , Vivien Didelot , Vladimir Oltean , "David S. Miller" , Jakub Kicinski Cc: Michael Grzeschik , Oleksij Rempel , kernel@pengutronix.de, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Russell King Subject: [RFC PATCH v1 2/9] net: dsa: microchip: ksz8795: add phylink support Date: Wed, 5 May 2021 11:20:18 +0200 Message-Id: <20210505092025.8785-3-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210505092025.8785-1-o.rempel@pengutronix.de> References: <20210505092025.8785-1-o.rempel@pengutronix.de> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Michael Grzeschik This patch adds the phylink support to the ksz8795 driver, since phylib is obsolete for dsa drivers. Signed-off-by: Michael Grzeschik Signed-off-by: Oleksij Rempel --- drivers/net/dsa/microchip/ksz8795.c | 73 +++++++++++++++++++++++++++++ 1 file changed, 73 insertions(+) diff --git a/drivers/net/dsa/microchip/ksz8795.c b/drivers/net/dsa/microchip/ksz8795.c index 4ca352fbe81c..0ddaf2547f18 100644 --- a/drivers/net/dsa/microchip/ksz8795.c +++ b/drivers/net/dsa/microchip/ksz8795.c @@ -18,6 +18,7 @@ #include #include #include +#include #include "ksz_common.h" #include "ksz8795_reg.h" @@ -1420,11 +1421,83 @@ static int ksz8_setup(struct dsa_switch *ds) return 0; } +static int ksz_get_state(struct dsa_switch *ds, int port, + struct phylink_link_state *state) +{ + struct ksz_device *dev = ds->priv; + struct ksz8 *ksz8 = dev->priv; + const u8 *regs = ksz8->regs; + u8 speed, link; + + ksz_pread8(dev, port, regs[P_LINK_STATUS], &link); + ksz_pread8(dev, port, regs[P_SPEED_STATUS], &speed); + + state->link = !!(link & PORT_STAT_LINK_GOOD); + if (state->link) { + state->speed = + (speed & PORT_STAT_SPEED_100MBIT) ? SPEED_100 : SPEED_10; + state->duplex = + (speed & PORT_STAT_FULL_DUPLEX) ? DUPLEX_FULL : DUPLEX_HALF; + } + + return 0; +} + +static void ksz_validate(struct dsa_switch *ds, int port, + unsigned long *supported, + struct phylink_link_state *state) +{ + __ETHTOOL_DECLARE_LINK_MODE_MASK(mask) = { 0, }; + struct ksz_device *dev = ds->priv; + + if (port == dev->cpu_port) { + if ((state->interface != PHY_INTERFACE_MODE_RMII) && + (state->interface != PHY_INTERFACE_MODE_MII)) + goto unsupported; + } else if (port > dev->port_cnt) { + bitmap_zero(supported, __ETHTOOL_LINK_MODE_MASK_NBITS); + dev_err(ds->dev, "Unsupported port: %i\n", port); + return; + } else { + if (state->interface != PHY_INTERFACE_MODE_INTERNAL) + goto unsupported; + } + + /* Allow all the expected bits */ + phylink_set_port_modes(mask); + phylink_set(mask, Autoneg); + + phylink_set(mask, Pause); + /* Silicon Errata Sheet (DS80000830A): Asym_Pause limit to port 2 */ + if (port || !ksz_is_ksz88x3(dev)) + phylink_set(mask, Asym_Pause); + + /* 10M and 100M are only supported */ + phylink_set(mask, 10baseT_Half); + phylink_set(mask, 10baseT_Full); + phylink_set(mask, 100baseT_Half); + phylink_set(mask, 100baseT_Full); + + bitmap_and(supported, supported, mask, + __ETHTOOL_LINK_MODE_MASK_NBITS); + bitmap_and(state->advertising, state->advertising, mask, + __ETHTOOL_LINK_MODE_MASK_NBITS); + + return; + +unsupported: + bitmap_zero(supported, __ETHTOOL_LINK_MODE_MASK_NBITS); + dev_err(ds->dev, "Unsupported interface: %d, port: %d\n", + state->interface, port); +} + static const struct dsa_switch_ops ksz8_switch_ops = { .get_tag_protocol = ksz8_get_tag_protocol, .setup = ksz8_setup, .phy_read = ksz_phy_read16, .phy_write = ksz_phy_write16, + .phylink_validate = ksz_validate, + .phylink_mac_link_state = ksz_get_state, .phylink_mac_link_down = ksz_mac_link_down, .port_enable = ksz_enable_port, .get_strings = ksz8_get_strings, -- 2.29.2