Received: by 2002:a05:6a10:a852:0:0:0:0 with SMTP id d18csp1216709pxy; Thu, 6 May 2021 03:12:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzaoILeGaCxntbZXWwRdr/pjXOjCH4x0V5Uu+8iQExHKToQzJ/JFCE8eA/gZxKcw1w3MZoM X-Received: by 2002:a05:6402:204c:: with SMTP id bc12mr4187513edb.35.1620295954766; Thu, 06 May 2021 03:12:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620295954; cv=none; d=google.com; s=arc-20160816; b=DKzLYmvgk23gDGKBC9utlY2PC5NG27glXuJyg2hfXqyoUZAkeHQLViX+RXf3zRZdrT ipF8yxPLgQvCQj+yxX6HVxvnIkU7EsdZqzbEcYyFEmeGj6rNrk8BghGpCG7+F2XNhNed UPsiHISLuoMfbV/KUOanX5iH/VUDBioOCLBLTE5ftFkUUIF7e5F3ury2r+vn5pjjpQXc TRb6zUnX/WcFTVsefPjC3b/QIlqYBrdv+PM2doXL0u9lfqiIdN4SNgtQPD4ib6yPrEkk bJsGtm7WjIX070l8plIO0IuldJManJVM7xdqG2xJsIDS0ae8IvlTTHWkfi2sgxzGTGUR 0lQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=X1KNyxvpt5TvpQlc1dhzsYpXRO/nK5JHE/F9GdDTaaE=; b=tpY89OWrk/WhGKfi9fitMN+yytMujqKDbHABg6OJYhwnWPA3MH/D/nYQWtAplgQKVw nddjMKs7Pu57cVpVwhs6AHWjMCF4PmJrW2opTgnvDT8qKRoYUyjyrdePfzbO+e+MjfZo TbuKmRjDo9a3xkcNI2sxQZMGSDyIcFCyAgp0gvMmjNcpnsgY9gbuO6QC7fwTOCj+DPFp m3IrnuYS77enL9UIAEvabt+qjr1DKdwvFNaR6kdf8dIFx4iBZDdoh1KcdGzNgpDyCord fessG6rL7WyB0Zuw89NkaCmIrIxzvecik1uGvnkeE4IfgF925AN+HTcDWotOQjrz54DP UJGw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j3si1790534eds.269.2021.05.06.03.12.10; Thu, 06 May 2021 03:12:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234336AbhEFKHS (ORCPT + 99 others); Thu, 6 May 2021 06:07:18 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:30090 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234341AbhEFKHR (ORCPT ); Thu, 6 May 2021 06:07:17 -0400 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 1469pSEe024643; Thu, 6 May 2021 17:51:28 +0800 (GMT-8) (envelope-from steven_lee@aspeedtech.com) Received: from localhost.localdomain (192.168.100.253) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 6 May 2021 18:03:14 +0800 From: Steven Lee To: Andrew Jeffery , Ulf Hansson , Rob Herring , Joel Stanley , "Adrian Hunter" , Philipp Zabel , Ryan Chen , "moderated list:ASPEED SD/MMC DRIVER" , "moderated list:ASPEED SD/MMC DRIVER" , "open list:ASPEED SD/MMC DRIVER" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM/ASPEED MACHINE SUPPORT" , open list CC: , , , Subject: [PATCH v3 3/5] ARM: dts: aspeed: ast2600evb: Add phase correction for emmc controller. Date: Thu, 6 May 2021 18:03:10 +0800 Message-ID: <20210506100312.1638-4-steven_lee@aspeedtech.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210506100312.1638-1-steven_lee@aspeedtech.com> References: <20210506100312.1638-1-steven_lee@aspeedtech.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [192.168.100.253] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 1469pSEe024643 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Set MMC timing-phase register by adding the phase correction binding in the device tree. Signed-off-by: Steven Lee --- arch/arm/boot/dts/aspeed-ast2600-evb.dts | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/aspeed-ast2600-evb.dts b/arch/arm/boot/dts/aspeed-ast2600-evb.dts index 1ae0facc3d5f..fa63cb033c57 100644 --- a/arch/arm/boot/dts/aspeed-ast2600-evb.dts +++ b/arch/arm/boot/dts/aspeed-ast2600-evb.dts @@ -122,7 +122,8 @@ &emmc { non-removable; bus-width = <4>; - max-frequency = <52000000>; + max-frequency = <100000000>; + clk-phase-mmc-hs200 = <9>, <225>; }; &rtc { -- 2.17.1